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Introduction
The article can be useful for solving problems arising for mission-critical digital systems.
Key words: design for testability, mission-critical, fault-tolerant, multiple stuck-at-fault, easily testable, 
finite-state automata, long flip-flop. 
The author's previous publications relating to the theme touched on are [1—11].
The author uses the model of multiple stuck-at-faults for logical networks. This model was defined more 
exactly with a view to be maximally strict and complete (see chapter I).
The beginning of the theory being set out in the article is caused by appearance of the «long flip-flop» which
is nothing but a peculiar logical network constructed out of gates AND and OR. The author invented the «long
flip-flop» (see chapter II) in 1980 when he investigated possibilities to make logical networks more suitable
for being tested for defects. The «long flip-flop» is able, in particular, to implement the N-argument AND or 
the N-argument OR. But it is surprising that for being tested for multiple stuck-at-faults, the «long flip-flop»
needs only two test vectors for informational inputs, whereas an ordinary analogue which implements 
N-argument OR or AND needs N+1. This fact forced the author to surmise that exceptionally easily testable 
logical networks can be constructed by using the «long flip-flop».
The surmise was successfully confirmed. To achieve this, the author invented the «long flip-flop» which has
width (see chapter III), proved two theorems concerning testing of the «widened long flip-flop» (see chapter
III and appendix) and created two methods to implement a finite-state automaton within the «widened long
flip-flop»: the first method yields a network 1 which can be easily tested for unfitness (see chapter IV)
whereas the second method yields a network 2 which can be easily tested for intactness (see chapter V).
Next properties define high suitability of the network 2 for being tested for multiple stuck-at-faults:
Here principle of «the back-doors testing», when the main testing process is being performed through
lateral inputs and outputs while neutral input vectors are being applied to non-lateral inputs, was 
successfully implemented. In our case such testing uses 22 beats, 18 lateral inputs and 10 lateral outputs.
So size of the test is no only small but independent of the finite-state automaton complexity. It is 
amazing because principle «divide et impera» for the first time is denied: to simplify the task of testing
of several logical devices a joining up of these devices (instead of dividing a device into several devices)
becomes advantageous.
There are only 2 neutral vectors to be applied to non-lateral inputs: 00...0 and 11...1. At least two 
vectors are necessary to examine such inputs for stuck-at-faults, so the minimal size of test as applied to 
non-lateral inputs is achieved.
There is no need to observe values of non-lateral outputs.
«Back-doors testing» for multiple stuck-at-faults in case of network 1 is even simpler: 6 beats, 2 lateral
outputs, 4 lateral inputs and just one neutral vector are used. But some stuck-at-faults are not being detected. 
On the other hand, every case, when bits of an output vector of an automaton implemented by network 1 are 
containing errors forced by these undetected faults, can be immediately discovered as network 1 is outputting 
cautionary one-bit signal. Several very important real cases when this is adoptable were investigated.
It is easy to see that both methods the author suggested provide successful implementing of principle of
«back-doors testing».
It is very important from the point of view of improving the reliability of computer-aided control so widely 
used in mission-critical systems. As is well known, these systems always are characterised by too high price of
misoperation.
By using of any of two mentioned method, the digital equipment, whatever its complexness, can be easily, 
quickly and amazingly exhaustively tested if necessary. This is what is important from the practical point of 
view.
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As to the scientifical importance, the author hopes that he offered the non-bad decision which for the first time
eliminates at once 3 main problems in the sphere of testing logic networks for stuck-at-faults:
1) «An exponential increasing of the complexity of the testing with the complexity of the equipment».
To solve this problem, a testing in parts was always used, begetting the non-trivial problem of a 
reliability of the means which divide the equipment into parts during the test run;
2) «Who will test the watchman of watchmen?», i.e. the problem of the testing of the tester. This
problem arises if the tester is complex. Till now, a tester for a complex equipment was complex always;
3) «Mutual masking of faults». This problem is usually ignored on the grounds that mutual masking of
faults is unlikely. In reality, this problem is being ignored due to difficulties in decision. 
One can easily see that the said 3 problems are absent for both network 1 and network 2.
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Chapter I. Model of multiple stuck-at-faults
To describe failures, a model denoted by Cmpl will be used. This model seems to be the strictest of all those 
models of multiple stuck-at-faults which the author knows. 
In accordance with model Cmpl, any failure of a logic network comes down to a multiple stuck-at-fault 
representing an arbitrary nonempty subset of all possible elementary stuck-at-faults. 
Here an elementary stuck-at-fault represents a stuck-at-fault of a pole of a logic network. 
As poles of a logic network, we consider logic inputs and logic outputs of the network, as well as logic inputs and 
logic outputs of logic gates of the network. 
Each logic gate represents or gate AND, or gate OR, or gate NOT. 
(As a rule, further we´ll omit the adjective «logic» when saying about networks, gates, inputs, outputs, poles, and
other logic things.) 
We have two definitions for elementary stuck-at-fault: 
For x  0 1{ },  the fault «  x» (alias «stuck-at-x») of a network´s pole representing an output of a network
or an input of a gate is equivalent to tearing off the pole from the logic link leading towards the pole 
together with connecting the link´s start to a source of constant «x».
For x  0 1{ },  the fault «  x» (alias «stuck-at-x») of a network´s pole representing an input of a network
or the output of a gate is equivalent to tearing off the pole from each logical link leading from the pole 
together with connecting the link´s start to a source of constant «x».
One can easily see, that all cases when the value of the pole becomes unchangeable because of a damage of this 
pole or a damage of the rest of the network, are covered with these 2 definitions of elementary stuck-at-fault. 
The network´s failure covered with model Cmpl should be considered as Cmpl-fault. 
If the network is intact or has Cmpl-fault, then a network´s pole having no elementary stuck-at-fault should be 
considered as Cmpl-intact. 
Remarks relating to model Cmpl: 
1) each pole of the network may have only 3 alternative technical states: 
having fault «  0»,
having fault «  1»,
being Cmpl-intact; 
2) some part of the network may be intact and at the same time not be Cmpl-intact. For example, some gate
x, that represents gate AND, is intact, however the value «0» is forever fixed on the output of gate x,
because the output of some gate z has fault «  0» and the output of gate z is connected to some input y of
gate x; such case should mean that and the output of gate z, and input y of gate x, and the output of gate x
have fault «  0»;
3) Cmpl-intactness of some input x of some gate y, that represents either gate AND or gate OR, means that
there is such combination of logic constants on the rest of Cmpl-intact inputs of gate y, that any logic step
(that represents transition of a logic value into the opposite logic value) is able to go from input x of gate y
towards the output of gate y;
4) if the output of some gate y is Cmpl-intact, then gate y has at least one Cmpl-intact input;
5) the fact that the output of some gate y has a stuck-at-fault, doesn´t mean, that those outputs of gates of
the network or those inputs of the network, which are connected with inputs of gate y, have a
stuck-at-faults; 
Chapter I. Model of multiple stuck-at-faults
2
6) if the output of some gate x is connected with some input y of some gate z, then there are only 7
alternatives presented in Table I; 
7) the amount of elementary stuck-at-faults which form a multiple stuck-at-fault is not limited, i.e. it is 
allowed even that all network poles have stuck-at-faults; 
8) a break of any logic link is allowed only if it leads to a stuck-at-fault; 
9) short-circuits between poles or links are not allowed. 
An attribute (component, part, property, ...) belonging to some network S should be referred to as S-attribute
(-component, -part, -property, ...). For example: S-input, S-output, S-gate, S-link. 
A time moment, at which there are no transients in some network S, will be referred to as the moment of S-halt. 
It is evident that such a moment, which is known as a moment of S-halt when network S is intact, remains the
moment of S-halt when any Cmpl-fault appears in network S. 
Table I. Possible cases 
when the output of gate x
is connected with input y
of gate z
The state of the 
output of gate
x
The state of 
input y of gate
z
Cmpl-intactness
Fault «  1»
Fault «  0»
Cmpl-intactness
Fault «  0» Fault «  0»
Fault «  1»
Fault «  1» Fault «  0»
Fault «  1»
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Chapter II. «Long flip-flop»
A «canonical long flip-flop» of length N  is a logical network (Figure II-1) which is constructed out of two-input
gates AND 11 ...1N +1 and two-input gates OR 21 ...2N, 31 ...3N, moreover for i = 1, N⎯ ⎯⎯⎯⎯⎯  the input 1 of gate 2i is
connected with the output of gate 1i, the output of gate 2i is connected with input 1 of gate 1i+1, the input 1 of
gate 3i is connected with the output of gate 1i+1, the output of gate 1i+1 is connected with input 2 of gate 1i.
A «minimal long flip-flop» of length N  is a logical network constructed out of gates 11 ...1N +1, 21 ...2N, 31 ...3N,
every of which is a gate AND or differs from a gate AND by that that at least one input is made an inverting 
input and/or by that that the output is made an inverting output, in addition the following conditions must be 
comlied with for i = 1, N
⎯ ⎯⎯⎯⎯⎯
:
— the output of gate 1i is made an inverting output, otherwise the input 1 of gate 2i is made an inverting
input;
— the output of gate 2i is made an inverting output, otherwise the input 2 of gate 1i+1 is made an
inverting input;
— the output of gate 1i+1 is made an inverting output, otherwise the input 1 of gate 3i is made an
inverting input;
— the output of gate 3i is made an inverting output, otherwise the input 2 of gate 1i is made an inverting
input;
— the input 1 of gate 2i is connected with the output of gate 1i, whereas the output of gate 2i is connected
with the input 1 of gate 1i+1;
— the input 1 of gate 3i is connected with the output of gate 1i+1, whereas the output of gate 3i is
connected with the input 2 of gate 1i.
If the «minimal long flip-flop» is to be constructed out of gates AND, OR and NOT, then a gate OR may replace
any gate NOT-AND-NOT, each inverting input of any gate may be implemented by inserting an invertor ahead 
of this input, and the inverting output of any gate may be implemented by inserting an invertor after this output.
(We mean that a gate NOT-AND-NOT differs from a gate AND by that that each input is made an inverting 
input and by that that the output is made an inverting output. We also mean that an invertor represents a gate 
NOT.)
In this connexion, the «canonical long flip-flop» corresponds to the variant (Figure II-2) of the «minimal long
flip-flop» after replacing gates NOT-AND-NOT by gates OR.
In general case the «long flip-flop» differs from the «minimal long flip-flop» by that that any gate may have
more than two inputs every of which may be made an inverting input.
THEOREM 1. Let a «canonical long flip-flop» stand the test (Table II-1). Then this «canonical long
flip-flop» doesn´t have stuck-at-faults, in addition u1, 1 u1, 2 ... u1, N u4, 1 u4, 2 ... u4, N 0= = = = = = = =  and
u2, 1 u2, 2 ... u2, N u3, 1 u3, 2 ... u3, N 1= = = = = = = = .
The proof.
1. During interval t1 t2[ ],  logical step «0  1» goes by the single possible path which passes through the input
1 and the output of each of gates 11 ...1N +1 and 21 ...2N. It means the following:
a) the input 1 and the output of each of gates 11 ...1N +1 and 21 ...2N don´t have any stuck-at-faults,
b) the outputs 2 of gates 21 ...2N don´t have faults «  1»,
c) those inputs 2 of gates 21 ...2N which don´t have faults «  0» have the value «0» during whole interval
t1 t2[ ], .
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2. During interval t3 t4[ ],  logical step «0  1» goes by the single possible path which passes through the input
2 and the output of each of gates 11 ...1N +1 and through the input 1 and the output of each of gates 31 ...3N. It
means the following:
a) the input 2 and the output of each of gates 11 ...1N +1, as well as the input 1 and the output of each of
gates 31 ...3N, don´t have any stuck-at-faults,
b) the inputs 2 of gates 31 ...3N don´t have faults «  1»,
c) those inputs 2 of gates 31 ...3N which don´t have faults «  0» have the value «0» during whole interval
t3 t4[ ], .
3. Due to items 1 and 2, the «canonical long flip-flop» don´t have faults except, maybe, faults «  0» of inputs 2
of gates 21 ...2N and 31 ...3N. But we see the following:
a) let the input 2 of some gate 2 have fault «  0» or the value u2, x = 0. But then the loop, composed of
gates 1, 2, 3, and 1+1, to moment t1 must enter such an internally-stable-state 0 that outputs of the 
gates have the value 0. And this state 0 remains during whole interval t1 t2[ ],  in contradiction (!) to item
1;
b) let the input 2 of some gate 3y have fault «  0» or the value u3, y = 0. But then the loop, composed of
gates 1y, 2y, 3y and 1y+1, to moment t3 must enter such an internally-stable-state 0 that outputs of the 
gates have the value 0. And this state 0 remains during whole interval t3 t4[ ],  in contradiction (!) to item
2.
4. The «canonical long flip-flop» is intact owing to items 1, 2, 3a, and 3b. Therefore items 1c and 2c entail that
u1, 1 u1, 2 ... u1, N u4, 1 u4, 2 ... u4, N 0= = = = = = = = , whereas items 3a and 3b entail that
u2, 1 u2, 2 ... u2, N u3, 1 u3, 2 ... u3, N 1= = = = = = = = . 
The proof is over.
A remark to Theorem 1. If  x  1, N
⎯ ⎯⎯⎯⎯⎯
 | ¡u1, x ≠ 0¢ ¡u2, x ≠ 1¢ ¡u3, x ≠ 1¢ ¡u4, x ≠ 0¢   , then the test (Table II-1)
would fail, no matter whether the «canonical long flip-flop» has stuck-at-faults. Thus if the «canonical long
flip-flop» has stood the test (Table II-1), then as a matter of fact the test (Table II-2) was successfully executed.
Or in other words, u1, 1 u1, 2 ... u1, N u4, 1 u4, 2 ... u4, N 0= = = = = = = =  and
u2, 1 u2, 2 ... u2, N u3, 1 u3, 2 ... u3, N 1= = = = = = = =  are right test stimuli, whose deviations (i.e. errors) are
being fully detected during performing the test.
The «long flip-flop» has many features which are used below, but the following two ones are most amazing:
1) it is possible to use the «long flip-flop» (Figure II-3) for comparing 2N  logical variables with the
pattern in accordance with Theorem 1. I.e., to compare variables x1 ...x2N  with «0» during some time
interval we should regard this interval as interval t1 t2[ ],  of Tables II-1 and II-2, whereas for comparing
them with «1» we should regard this interval as interval t3 t4[ ],  of Tables II-1 and II-2. If the pattern
alternates its values, then the «long flip-flop» executes useful function and in the same time is being
tested for stuck-at-faults; 
2) it is possible to use «long flip-flop» (Figure II-4) for implementing N–argument AND, and «long
flip-flop» (Figure II-5) — for implementing N–argument OR.
It is important that traditional analogues in all three mentioned cases of using the «long flip-flop» (Figures II-3,
II-4, II-5) are being characterized by that that complexity of testing for stuck-at-faults fast increases with m
(where m — amount of arguments of the implemented logical function):
— the test of the m-argument AND includes m + 1 input vectors because consists of subtests «all bits of
the input vector are equal to 1» and «all bits of the input vector by turns are equal to 0»,
— the test of the m-argument OR includes m + 1 input vectors because consists of subtests «all bits of the
input vector are equal to 0» and «all bits of the input vector by turns are equal to 1»,
— the test of the m-argument comparator (Figure II-6) includes 2m + 2 input vectors because consists of
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subtests «all bits of the input vector are equal to 1», «all bits of the input vector by turns are equal to 0»,
«all bits of the input vector are equal to 0», and «all bits of the input vector by turns are equal to 1».
Furthermore, traditional analogues (unlike the «long flip-flop») require absence of errors in input vectors of test
because any such error leads to erroneous testing results.
The fact that testing of any «long flip-flop» of those presented on Figures II-3, II-4, II-5 requires only two input
vectors to be applied towards informational inputs, and in addition all errors of these vectors are being caught, 
once has very surprised the author and caused him to suppose that the «long flip-flop» can be used for
constructing extremely easily testable logical devices.
Table II-1. The conditional test 
of the «canonical long flip-flop»
The inputs and 
the outputs of the 
«canonical long flip-flop»
Moments t1 ...t4 of halts
of the «canonical long
flip-flop», where t1 t2<
and t3 t4< . The time
intervals which are 
constrained by the said 
moments
t1 t1 t2[ ], t2 t3 t3 t4[ ], t4
The input 2 of gate 2i for i = 1, N⎯ ⎯⎯⎯⎯⎯ u1, i u2, i
The input 2 of gate 3i for i = 1, N⎯ ⎯⎯⎯⎯⎯ u3, i u4, i
The input 1 of gate 11 0  1 1
The output of gate 1N +1 0  1    
The input 2 of gate 1N +1 1 0  1
The output of gate 11    0  1
Table II-2. The test of the 
«canonical long flip-flop»
The inputs and 
the outputs of the 
«canonical long flip-flop»
Moments t1 ...t4 of halts
of the «canonical long
flip-flop», where t1 t2<
and t3 t4< . The time
intervals which are 
constrained by the said 
moments
t1 t1 t2[ ], t2 t3 t3 t4[ ], t4
The inputs 2 of gates 21 ...2N 0 1
The inputs 2 of gates 31 ...3N 1 0
The input 1 of gate 11 0  1 1
The output of gate 1N +1 0  1    
The input 2 of gate 1N +1 1 0  1
The output of gate 11    0  1
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Figure II-1. The «canonical long 
flip-flop» of length N .
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Chapter III. «Widened long flip-flop»
Let´s view a logic network Δ presented on Figure III-1.
To avoid possible mistakes, we give exhaustive textual description of network Δ: 
«Network Δ consists of Δ-gates, Δ-inputs, Δ-outputs and Δ-links, in addition:
1. Δ-gates divide into 5 groups: Δ-gates 11 ...1N +1 (the group 1), Δ-gates 21 ...2N (the group 2 ), Δ-gates
31 ...3N (the group 3), Δ-gates 41 ...4N (the group 4 ) and Δ-gates 51 ...5N (the group 5 ). Δ-gates 
11 ...1N +1, 41 ...4N and 51 ...5N are direct-current logic gates AND, and Δ-gates 21 ...2N and 31 ...3N are
direct-current logic gates OR. Each of Δ-gates 11 ...1N +1 has at least 2 inputs. Δ-gates 21 ...2N and 
31 ...3N are two-input. Each of Δ-gates 41 ...4N and 51 ...5N has at least 1 input.
2. A set of Δ-inputs consists of non-lateral Δ-inputs 61 ...6K and of lateral Δ-inputs 9, 10, 11, and 12.
3. A set of Δ-inputs consists of non-lateral Δ-inputs 71 ...7N and 81 ...8N, as well as of lateral Δ-inputs
13 and 14.
4. Only the following Δ-links (for i = 1, N
⎯ ⎯⎯⎯⎯⎯
) exist:
— Δ-gate 2i is connected by own input 1 with the output of Δ-gate 1i, by own input 2 — with
the output of Δ-gate 4i, and by own output — with Δ-output 7i, which in turn is connected with
input 1 of Δ-gate 1i+1,
— Δ-gate 3i is connected by own input 1 with the output Δ-gate 1i+1, by own input 2 — with the
output of Δ-gate 5i, and by own output — with Δ-output 8i, which in turn is connected with input
2 of Δ-gate 1i,
— each input of Δ-gates 11 ...1N +1, except inputs 1 and 2, is connected with one of Δ-inputs 
61 ...6K,
— the input 1 of each of Δ-gates 41 ...4N is connected with Δ-input 11,
— the input 1 of each of Δ-gates 51 ...5N is connected with Δ-input 12,
— each input of Δ-gate 4i, except input 1, is connected or with one of Δ-inputs 61 ...6K, or with
the output of one of Δ-gates 3i+1 ...3N,
— each input of Δ-gate 5i, except input 1, is connected or with one of Δ-inputs 61 ...6K, or with
the output of one of Δ-gates 21 ...2i—1,
— Δ-gate 1N is connected by own input 1 with Δ-input 9, as well as by own output — with 
Δ-output 13,
— Δ-gate 1N +1 is connected by own input 2 with Δ-input 10, as well as by the output — with
Δ-output 14.
5. We mean that the Δ-outputs 71 ...7N and 81 ...8N represent only points on logical links. It means, that 
for each output x  71 72 ... 7N 81 82 ... 8N{ }, , , , , , ,  we suppose only 2 alternatives:
— when testing network Δ, we don´t need to test a path of delivery of signals from output x
towards a consumer, as we regard testing this path as a problem of the consumer;
— we must test a path of delivery of signals from output x towards a consumer, in this
connexion, we regard output x as a gap and mean that a signal goes from the gap´s start towards
the consumer and during known time comes back from the consumer, not being subjected to any
logic transformation (except a case when the consumer has a failure and therefore always returns
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the same logic value).
6. There is some set UΔ consisting of:
— Δ-links connecting inputs of Δ-gates 11 ...1N +1 to Δ-inputs 61 ...6K,
— Δ-links connecting inputs of Δ-gates 41 ...4N and 51 ...5N to Δ-inputs 61 ...6K,
— Δ-links connecting inputs of Δ-gate 41 ...4N and 51 ...5N to outputs of Δ-gates 21 ...2N and 
31 ...3N.»
We´ll name described network Δ the «widened long flip-flop», characterized by length N , by width K and
by allowable internal links´ set UΔ.
* * *
One can easily see that the gates 11 ...1N +1, 21 ...2N and 31 ...3N along with their interconnections form the
«long flip-flop», which is transformed into the «widened long flip-flop» at the expense of adding of gates
41 ...4N, 51 ...5N and of some interconnections.
The generalized chart of such a «widened long flip-flop» which is characterized by the length 7 and by the
width 11 is presented on Figure III-2. The transition from the generalized chart towards the chart of a real 
network requires, that instead of all allowable links only real allowable links be presented.
* * *
THEOREM 2. Let following conditions be met:
1°) network Δ either has no failures or has a failure which is covered with model Cmpl,
2°) network Δ has no transients at moments t1 ...t6, where t1 t2 t3< <  and t4 t5 t6< < ;
3°) Δ-inputs 61 ...6K keep constant values during intervals t1 t3[ ],  and t4 t6[ ], ,
4°) Δ-inputs 11 and 12 keep constant values during intervals t1 t3[ ],  and t4 t6[ ], ,
5°) the value of Δ-input 9 is constant during interval t4 t6[ ],  and can change just once within each of
intervals t1 t2[ ],  and t2 t3[ ], ,
6°) the value of Δ-input 10 is constant during interval t1 t3[ ],  and can change just once within each of
intervals t4 t5[ ],  and t5 t6[ ], ,
7°) the value of Δ-output 14 during interval t1 t3[ ],  conforms with Table III-1,
8°) the value of Δ-output 13 during interval t4 t6[ ],  conforms with Table III-1.
Then 
1°°) network Δ either has no failure or has a failure representing an arbitrary subset of following 
elementary stuck-at-faults:
— the fault «  1» of some input x  61 62 ... 6K{ }, , , ,
— the fault «  0» of some input x  61 62 ... 6K{ }, , , , if there is no such
y  11 12 ... N + 1 41 42 ... 4N 51 52 ... 5N{ }, , , , , , , , , , ,  that the input x is connected with
Cmpl-intact input of gate y,
— the fault «  1» of some input, except input 1, of some gate
x  41 42 ... 4N 51 52 ... 5N{ }, , , , , , , ,
— the fault «  1» of some input, except inputs 1 and 2, of some gate x  11 12 ... 1N +1{ }, , , ,
2°°) the values of Δ-inputs 9, 10, 11, and 12 conform with Table III-1, 
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3°°) the value of each Cmpl-intact input x  61 62 ... 6K{ }, , ,  conforms with Table III-1 in case the
input x is connected with some Cmpl-intact input of some gate
x  11 12 ... 1N +1 41 42 ... 4N 51 52 ... 5N{ }, , , , , , , , , , , .
The proof of Theorem 2 is presented in the Appendix.
Theorem 2 recognize that network Δ has the certain level of intactness, in case certain responses appear on
Δ-outputs 13 and 14. But what if these responses appear never? In this case Theorem 2 would be useless, as its
hypothesis are never carried out. As an insurance against this trouble, there is 
THEOREM 3. If items 1°°—3°° of Theorem 2 are true, then items 7° and 8° of Theorem 2 are also true.
The proof of Theorem 3 is presented in the Appendix.
An interpretation of theorems 2 and 3:
1. If network Δ stands test TΔ (Table III-1), then only 3 alternatives are possible:
a) network Δ is intact,
b) network Δ has a failure not covered with model Cmpl, 
c) network Δ has a fault effecting only asymmetric errors «1 instead of 0» on Δ-outputs 71 ...7N
and 81 ...8N.
2. If network Δ stands the test TΔcorr (Table III-2), where u1 1, ...u1 K,  and u2 ...u13 are logic constants, then
only 2 alternatives are possible:
a) network Δ has a failure not covered with model Cmpl,
b) the test TΔ
corr (Table III-2) coincides with test TΔ (Table III-1), because u1 1, = u1 2, = ... = u1 K,
= u3 = u4 = u6 = u8 = u9 = u10 = u11 = u13 = 1 and u2 = u5 = u7 = u12 = 0.
Item 2b has the easy proof that follows from process of proving Theorem 2. 
As a matter of fact, the test TΔ
corr (Table III-2) serves as an attempt of performing of test TΔ (Table III-1) in 
case the guarantee, that stimuli of test TΔ (Table III-1) are free of errors, is absent. The success of the attempt
(i.e. observing proper responses) means errors are absent.
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Table III-2. Test TΔ
corr
Δ-inputs and
Δ-outputs
Moments t1 ...t6 of Δ-halts, where t1 t2 t3< <  and
t4 t5 t6< < . The time intervals which are
constrained by the said moments
t1 t1 t2[ ], t2 t2 t3[ ], t3 t4 t4 t5[ ], t5 t5 t6[ ], t6
6i for i = 1, K⎯ ⎯⎯⎯⎯⎯ u1, i
11 u2 u3
12 u4 u5
9 u6 u7 u8 u9
10 u10 u11 u12 u13
13  1  0  1
14 1  0  1  
Table III-1. Test TΔ
Δ-inputs
and 
Δ-outputs
Moments t1 ...t6 of Δ-halts, where t1 t2 t3< <
and t4 t5 t6< < . The time intervals which are
constrained by the said moments
t1 t1 t2[ ], t2 t2 t3[ ], t3 t4 t4 t5[ ], t5 t5 t6[ ], t6
61 ...6K 1
11 0 1
12 1 0
9 1  0  1 1
10 1 1  0  1
13  1  0  1
14 1  0  1  
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Figure III-1. The generalized structure of the «widened long flip-flop» of length N  and 
of width K. Allowability for some links to lead towards inputs of some gate AND we showed
in that way that these links lead towards a shelf added to the said gate.
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Figure III-2. The generalized structure of the «widened long flip-flop» of length 7 and of wideness
11. Allowability for some links to lead towards inputs of some gate AND we showed in that way
that these links lead towards a shelf added to the said gate.
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Chapter IV. Finite-state automata being easily 
tested for unfitness
In this chapter we´ll offer Method IV for synthesis of an arbitrary abstract finite-state automaton A within the
«widened long flip-flop» Δ.
As is well known, an abstract finite-state automaton is an device having input and output channels and acting 
in discrete time moments which are referred to as beats. 
During current beat, the automaton is staying in some internal state q  Q, some symbol x of an input alphabet
X  is being received through the input channel, and some symbol y of an output alphabet Y  is being sent into
the output channel. 
Symbol y according to law y = λ q x( ),  depends on symbol x and on state q  Q. An internal state q0  Q of
the automaton for the next beat is being defined by state q and by symbol x according to law q 0 = δ q x( ), .
Herein δ : Q×X  Q — a transition function, and λ : Q×X  Y  — an output function. Alphabets X , Δ and
Q ought to be finite. At the primary moment the automaton ought to be in known state q0  Q. 
Thus, automaton A is defined by the five-element collection X Y Q λ δ< >, , , , .
According to Method IV, automaton A must be presented as the combination of automata A 0 and A 00 
(Figure IV-1). Automaton A0 is being defined by the same five-element collection X Y Q λ δ< >, , , , , like
automaton A is. Logical vectors, which are forming a code α
 β< >, i 
i
 able to detect asymmetric errors,
are being used as symbols of input alphabet of automaton A 0. A vector α
 β< >,  consists of informational
bits forming subvector α

 and of check bits forming subvector β. An automaton A 00 reduces vector α β< >,
up to bit γ  that equals 1 as soon as there is at least one error in the vector. A vector α γ< >,  codes a symbol
of the output alphabet of automaton A. As is easy to see, the code α
 γ< >, i i is characterised by minimal
redundancy as each vector of the code has just one check bit.
As symbols of the input alphabet of automaton A (like of automaton A0), logical vectors forming a two-rail
code are used. As is well known, there is a check bit for each informational bit in a vector of a two-rail code
and both bits have contrary values, which are either 0 and 1, or 1 and 0.
As a code detecting asymmetric errors, a two-rail code mentioned, Berger code or an equilibrium code can be 
used.
An equilibrium code is also referred to as code «m of n». A vector of this code has n bits of which m bits are
equal to 1 whereas the others are equal to 0. Choozing different combinations of n and m gives different
variants of an equilibrium code.
In Berger code, check bits taken together contain the amount of informational bits equal to 1.
According to Method IV, in the beginning a functional prototype of network Δ (that will be referred to as
Δ-prototype) should be created. Any known manner should be used for constructing the Δ-prototype out of 
elementary units e1 ...eD, which have no gates in joint posession, by means of creating links between these 
units along with creating links of these units with inputs and outputs of the Δ-prototype. The amount D is
arbitrary.
Each of elementary units e1 ...eD is specified as a «black box» which implements some finite-state automaton. 
But constructing this «black box» out of gates AND and OR should be possible.
Each input of the constructed Δ-prototype apparently is a point of applying of some inputting logical variable 
which is either the bit of a vector coding a symbol of the input alphabet of automaton A or a signal of a clock,
of a reset etc.
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Moreover each output of the Δ-prototype is a point of observing of some outputting logical variable which is 
the bit of a vector coding a symbol of the output alphabet of automaton A.
The Δ-prototype should be transformed into the network Δ in the following manner:
a) the Δ-inputs 62 ...6K should be used as points of applying of the inputting logical variables;
b) Δ-fragment Fε i( ) (where ε : 1, D⎯ ⎯⎯⎯⎯⎯  1, D⎯ ⎯⎯⎯⎯⎯  — some one-to-one function) should be used in the quality
of the elementary unit ei  e1 e2 ... eD{ }, , , .
This Δ-fragment Fε i( ) is formed by gates 1m i( ) ...1k i( )+1, 2m i( ) ...2k i( ), 3m i( ) ...3k i( ), 4m i( ) ...4k i( ), 5m i( ) ...5k i( ) and by
connections between these gates, where
m i( ) =
(
1, if ε i( ) = 1,
k ε −1 ε i( ) − 1( )¡ ¢, if ε i( ) > 1; (IV)
ε −1 ·( ) is a function which is inverse to the function ε ·( ); N = k D( ).
One can easily see that in accordance with expression (IV) gate 1k ε −1 d −1( ) 	+1 of Δ-fragment Fd −1 is used in
the quality of gate 1m ε −1 d( ) 	 of Δ-fragment Fd for d = 2, D⎯ ⎯⎯⎯⎯⎯ . 
Besides, there are the following restrictions for Δ-fragment Fε i( ):
1) only inputs (except inputs 1 and 2) of gates 1m i( ) ...1k i( )+1 and inputs (except inputs 1) of gates
4m i( ) ...4k i( ), 5m i( ) ...5k i( ) may be used as those inputs of elementary unit ei which are connected with
inputs of Δ-prototype,
2) only inputs (except inputs 1) of gates 4m i( ) ...4k i( ), 5m i( ) ...5k i( ) can be used as those inputs of
elementary unit ei which are connected with outputs of elementary units,
3) only outputs of gates 2m i( ) ...2k i( ), 3m i( ) ...3k i( ) may be used as those outputs of elementary unit ei which
are connected with inputs of elementary units, 
4) only points 7m i( ) ...7k i( ) and 8m i( ) ...8k i( ) may be used as outputs of the Δ-prototype.
Δ-fragment Fε i( ) must model the finite-state automaton, implemented by elementary unit ei in the Δ-prototype,
only in operating condition of network Δ, when constant «0» remains on input 61 and constant «1» remains on
inputs 9...12. 
Allowed in network Δ (according to the definition of the «widened long flip-flop») connections of outputs of 
gates 21 ...2N with inputs of gates 41 ...4N will be referred to as links 2  4 , whereas connections of outputs of
gates 31 ...3N with inputs of gates 51 ...5N — as links 3  5 . 
The transformation of the Δ-prototype into network Δ may be confronted only by following difficulties:
5) each elementary unit must allow an implementation by some Δ-fragment,
6) each such link between elementary units that is inherited from Δ-prototype must be one of links
2  4  or 3  5 ; in this connexion the restrictions for structure of Δ-fragments and for function ε −1 ·( )
appear.
For overcoming these difficulties, in Method IV Δ-prototype must have a structure in accordance with
Figure IV-2 and the clock cycle in accordance with Table IV. Here each elementary unit
ei  e2ν +1 e2ν +2 ... eD{ }, , ,  shown on Figure IV-2 must conform with Figures IV-3a and IV-3b, whereas each
elementary unit ei  e1 e2 ... e2ν{ }, , ,  shown on Figure IV-2 must conform with Figures IV-4a and IV-4b.
In order that each such link between elementary units of network Δ which is inherited from the Δ-prototype
were one of links 2  4  or 3  5 , the elementary units of the Δ-prototype first must be ranked by means of
following Algorithm IV:
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Step 1. Flip-flops eν +1 ...e2ν and all those elementary units AND-OR, whose inputs are connected only 
with inputs of the Δ-prototype, should be refered to the rank 1. Value R should be set to 1.
Step 2. Each such elementary unit AND-OR whose one input is connected with an output of an 
elementary unit of rank R,
whereas every another input is connected with either an output of an elementary unit of a rank not 
greater than R or with an input of the Δ-prototype, should be refered to the rank R + 1.
Step 3. If rank R + 1 is not empty, then we should increase R by 1 and go to Step 2.
Step 4. Flip-flops e1 ...eν should be refered to the rank R + 1.
Step 5. If rank R + 1 is not empty, then we should increase R by 1.
Step 6. We should set ρ equal to achieved value of R.
Next for R = 1, ρ
⎯ ⎯⎯⎯⎯
 we should use Δ-fragments Fa R( )+1 ...Fa R( )+ D R( ) in the quality of elementary units of rank R,
where D R( ) is the amount of elementary units of rank R;
a R( ) =
(
0, if R = 1,P
i = 1
R−1 D i( ), if R > 1.
Besides, when i = 1, D
⎯ ⎯⎯⎯⎯⎯
, Δ-fragment Fε i( ), presented on Figures IV-5a and IV-5b (if i  1, ν⎯ ⎯⎯⎯⎯ ), or on Figures
IV-6a and IV-6b (if i  ν + 1, 2ν
⎯ ⎯ ⎯⎯⎯⎯⎯⎯⎯⎯ ⎯⎯⎯
), or on Figures IV-7a and IV-7b (if i  2ν + 1, D
⎯ ⎯ ⎯⎯⎯⎯⎯⎯⎯⎯ ⎯⎯⎯
), should be used in the
quality of elementary unit ei. 
Such is Method IV. 
An example of applying of Method IV
Let the Δ-prototype used in Method IV be presented on Figure IV-8a.
Obviously in this case the Δ-prototype implements the automaton A whose symbol of the input alphabet
presents the 4-bit vector x1 x
⎯
1 x2 x
⎯
2< >, , ,  of a two-rail code, whose internal state presents the 2-bit vector
q1 q¯1< >,  of a two-rail code, and whose symbol of the output alphabet presents the 3-bit vector
y1 y2 y3< >, , . 
The structure of this Δ-prototype conforms with Figure IV-1, i.e. γ = y3< > , α

= y1 y2< >,  and
β = q2 f4< >, . Here elementary units e1 ...e8 along with their interconnections implement the automaton A0,
whereas elementary unit e9 implements the automaton A 00.
In accordance to Algorithm IV, elementary units e3 and e4 should be refered to the rank 1, elementary units e5
and e6 — to the rank 2, elementary units e7 and e8 — to the rank 3, elementary unit e9 — to the rank 4, and
elementary units e1 and e2 — to the rank 5.
The network Δ, constructed from this Δ-prototype by Method IV, is presented on Figures IV-8b and IV-8c. 
Here the elementary unit e3 is formed by gates 11 ...14, 21 ...23, 31 ...33, 41 ...43, 51 ...53 and by connections
between these gates.
The elementary unit e4 is formed by gates 14 ...17, 24 ...26, 34 ...36, 44 ...46, 54 ...56 and by connections
between these gates, moreover gate 14 belongs both to elementary unit e3 and to elementary unit e4. 
The elementary unit e5 is formed by gates 17, 18, 27, 37, 47, 57 and by connections between these gates,
moreover gate 17 belongs both to elementary unit e5 and to elementary unit e4. 
The elementary unit e6 is formed by gates 18 ...111, 28 ...210, 38 ...310, 48 ...410, 58 ...510 and by connections
between these gates, moreover gate 18 belongs both to elementary unit e6 and to elementary unit e5. 
The elementary unit e7 is formed by gates 111 ...113, 211, 212, 311, 312, 411, 412, 511, 512 and by connections
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between these gates, moreover gate 111 belongs both to elementary unit e7 and to elementary unit e6. 
The elementary unit e8 is formed by gates 113 ...115, 213, 214, 313, 314, 413, 414, 513, 514 and by connections
between these gates, moreover gate 113 belongs both to elementary unit e8 and to elementary unit e7.
The elementary unit e9 is formed by gates 115 ...117, 215, 216, 315, 316, 415, 416, 515, 516 and by connections
between these gates, moreover gate 115 belongs both to elementary unit e9 and to elementary unit e9.
The elementary unit e1 is formed by gates 117 ...120, 217 ...219, 317 ...319, 417 ...419, 517 ...519 and by
connections between these gates, moreover gate 117 belongs both to elementary unit e1 and to elementary unit
e9.
The elementary unit e2 is formed by gates 120 ...123, 220 ...222, 320 ...322, 420 ...422, 520 ...522 and by
connections between these gates, moreover gate 120 belongs both to elementary unit e2 and to elementary unit
e1.
Δ-fragments conforming with Figures IV-5a and IV-5b are used in quality of elementary units e1 and e2,
respectively. Δ-fragments conforming with Figures IV-6a and IV-6b are used in quality of elementary units e3
and e4, respectively. Δ-fragments conforming with Figures IV-7a and IV-7b are used in quality of elementary
units e5 ...e9, respectively.
In operating condition, constant «0» remains on the input 61 and constant «1» remains on inputs 9...12.
The inputs 62 ...69 are used for applying the inputting logical variables c
⎯
1, c1, x
⎯
2, x2, x
⎯
1, x1, c
⎯
2, and c2,
respectively. 
The poles 82, 811, and 815 are used for observing the outputting logical variables y1, y2, and y3, respectively.
The outputting logical variable y3 presents the check bit of the output vector of the implemented automaton A. 
Properties of network Δ constructed by Method IV
Theorems 2 and 3 assert that testing of network Δ in accordance with Table III-1 detects all stuck-at-faults
covered by model Cmpl, excepting stuck-at-1 faults of some inputs of gates AND.
(More precisely, the full set of poles whose stuck-at-1 faults are undetected consists of inputs (except inputs 1 
and 2) of gates 11 ...1N +1 and of inputs (except inputs 1) of gates 41 ...4N, 51 ...5N.) 
In automaton A these undetected faults are able to cause only asymmetric errors «1 instead of 0» in bits of an
output vector. 
But if and only if there is at least one such an error in bits of the output vector, then the value «1» appears in
the check bit of the output vector.
(To be easily mentioned, the Δ-output generating the check bit of the output vector will be referred to as «the
ban output».)
If to bear with such behaviour of the network Δ concerning undetected faults is possible, then:
— network Δ, which stood the test described by Table III-1, is fit to working despite faults undetected, 
— the test being described by Table III-1 fully examines network Δ for unfitness to working.
Let´s point out important practical cases when network Δ is what is necessary:
a) when faults «stuck-at-0» of inputs of gates AND have much more intensity of appearance than faults
«stuck-at-1» have. This is true for some sorts of integrated logic. An additional condition is the
manufacturing of a network Δ as an unmendable component (for example, as an integrated circuit). Then
probability of the network Δ being on strike (with warning about it by value «1» on the ban output) is
tiny. In troth, inasmuch as the probability of appearance of faults «stuck-at-0» during time between
neighbouring runnins of the test significantly exceeds the probability of appearance of faults
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«stuck-at-1», then the unmendable component according to results of testing will be as a rule replaced
before fault «stuck-at-1» appeared;
b) when network Δ is used to oversee intactness of some equipment and the check bit of the output 
vector of network Δ is to give warning about the damage of the equipment (the rest bits of the output 
vector of the network Δ may qualify the damage of the equipment). If mentioned warning appeared, 
acting of the personnel (i.e. full repair of both the equipment and network Δ) is needed to garantee
against using the damaged equipment; 
c) when network Δ performs transactions changing a data base. There are two alternatives to act:
— perform the transaction, but if during this the value «1» appears on the ban output of the
network Δ, do the rollback;
— perform the transaction in dummy mode, and if during this the value «1» doesn´t appear on the
ban output of the network Δ, do the transaction indeed;
d) when network Δ is added to some network X to store states of flip-flops of network X during testing 
of network X. Before testing network X, the states of flip-flops of network X should be copied into 
network Δ. If value «1» does not appear on the ban output of network Δ during this copying, then it is
safe to test network X and next restore states of flip-flops of network X from network Δ.
(In cases «b»—«d» we mean that network Δ stands the test described in Table III-1. To insure this, the test
must be run often enough and all repairs needed must be made in time.)
Table IV. The clock cycle for the network 
being presented on Figure IV-2
The 
inputs 
and the 
outputs 
of the 
network
Moments t 0 and t 00 of the halts of the
network, where t 0 < t 00
t 0 t 00
1, 
⎯
2 1 0

⎯
1, 2 0 1
x, y acting values of bits indifferent values of bits
Figure IV-1. The structure of automaton  in
Method IV.

x



y=< ,>
AA
q

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Figure IV-2. The structure of the Δ-prototype in accordance with 
Method IV. Here ν  — the amount of bits in the logical vector which
codes the internal state of the automaton ; x = x1 x2 ... xnIN< >, , ,
— the logical vector which codes the symbol of the input alphabet of
automaton ; y = y1 y2 ... ynOUT< >, , ,  — the logical vector which
codes the symbol of the output alphabet of automaton . Here each
elementary unit ei  e2ν +1 e2ν +2 ... eD{ }, , ,  must conform with
Figures IV-3a and IV-3b, whereas each elementary unit 
ei  e1 e2 ... e2ν{ }, , ,  must conform with Figures IV-4a and IV-4b.
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Figure IV-4b. The 
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elementary unit ei
which is presented on
Figure IV-4a.
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presented on Figure IV-3a.
Combinational 
automaton
constructed out 
of elementary 
units AND-OR
е ...е2 +1 Dν
c1c2
c1c2
T
еν
D
C
T
е2
D
C
T
е1
D
C
T
е2ν
D
C
T
е +2ν
D
C
D
C
T
е +1ν
x y
Chapter IV. Finite-state automata being easily tested for unfitness
7
Figure IV-5a. The Δ-fragment Fε i( ) to be used in the quality of elementary unit ei which
is nothing else than element AND-OR, where i = 1, D
⎯ ⎯⎯⎯⎯⎯
. Logical values shown on the
drawing characterize the operating condition of network Δ.
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Figure IV-6a. The Δ-fragment Fε i( ) to be used in the quality of elementary
unit ei which is nothing else than a flip-flop, where i  ν + 1, 2ν⎯ ⎯ ⎯⎯⎯⎯⎯⎯⎯⎯ ⎯⎯⎯ . Logical
values shown on the drawing characterize the operating condition of network
Δ. The loop formed by gates 1m(i)+1, 2m(i)+1, 3m(i)+1, 1m(i)+2 is used to store an
internally-stable state of flip-flop ei.
Figure IV-6b. The special graphical 
symbol (SGS) for Δ-fragment Fε i( ) which
is presented on Figure IV-6a.
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Figure IV-7a. The Δ-fragment Fε i( ) to be used in the quality of elementary unit ei which is
nothing else than a flip-flop, where i  2ν + 1, D
⎯ ⎯ ⎯⎯⎯⎯⎯⎯⎯⎯ ⎯⎯⎯
. Logical values shown on the drawing
characterize the operating condition of network Δ. The loop formed by gates 1m(i)+1,
2m(i)+1, 3m(i)+1, 1m(i)+2 is used to store an internally-stable state of flip-flop ei.
Figure IV-7b. The special graphical 
symbol (SGS) for Δ-fragment Fε i( ) which
is presented on Figure IV-7a.
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Figure IV-8a. The example of the Δ-prototype for Method IV.
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Figure IV-8c. The network Δ, which
coincides with the network presented on
Figure IV-8a, but is sketched out with using
special graphical symbols (SGS) for 
Δ-fragments Fε 1( ) ...Fε 9( ) (see Figures IV-5b,
IV-6b, and IV-7b). Logical values shown on
the drawing characterize the operating 
condition of network Δ.
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Figure IV-8b. The network Δ which was obtained from 
the Δ-prototype presented on Figure IV-8a by Method IV. 
Logical values shown on the drawing characterize 
the operating condition of network Δ.
«1»
&
62
c1
64
x2
65
x2
66
x1
67
x1
f1
q2
f2
f3
f4
68
c2
c22313331 1
2414 44
341 1
&
2515 45
3555 1 1&
&
2616361 1
27173757 1 1
28183858 1 1&
29193959 1 1&
210110310510 1 1&
211111311511 1 1&
212112312512 1 1&
213113313513 1 1&
214114314514 1 1&
215115315515 1 1&
216116316516 1 1&
2171173171 1
218118 418
318518 1 1&
&
219119319519
63
61
1 1&
2201203201 1
221121 421
321521 1 1&
&
222122
11
1410
322522 1 1&
123&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
2212 42
3252 1 1&
&
21
69
13
9
«1»
«0»
«1»
«1»12 11 41
31
y2
y1
y3
c1
q1
1 1
&
Chapter V. Finite-state automata being easily tested for intactness
1
Chapter V. Finite-state automata being easily tested 
for intactness
Let´s consider Method V which has following 3 distinctions from Method IV:
1) Δ-prototype is to implement not the union of automata A 0 and A 00 (Figure IV-1), but the primary
finite-state automaton A (Figure V-1). It allows to use an arbitrary irredundant code for symbols of
alphabet Y ;
2) Δ-gates 11 ...1N +1 are to be strictly two-input, in this connexion now an elementary unit ei (where
i = 1, D
⎯ ⎯⎯⎯⎯⎯
) is to be implemented by Δ-fragment Fε i( ), presented on Figures V-2a and V-2b (if i  1, ν⎯ ⎯⎯⎯⎯ ), or
on Figures V-3a and V-3b (if i  ν + 1, 2ν
⎯ ⎯ ⎯⎯⎯⎯⎯⎯⎯⎯ ⎯⎯⎯
), or on Figures V-4a and V-4b (if i  2ν + 1, D
⎯ ⎯ ⎯⎯⎯⎯⎯⎯⎯⎯ ⎯⎯⎯
); the
operating condition now is to be specified by Table V-1;
3) gates 41 ...4N are to be substituted by the system of «long flip-flops» (41)...(4N), (4 0), (4 00), as well as
gates 51 ...5N — by the system of «long flip-flops» (51)...(5N), (5 0), (5 00), in accordance with Figure V-5
(we advise you to compare Figures V-5 and III-1).
An example of applying Method V
Let´s take previous example of Δ-prototype (Figure IV-8a). In accordance with item «1)», we simplify this
example of prototype up to that presented on Figure V-6a.
In accordance with item «2)», we transform Δ-prototype (Figure V-6a) into network Δ which is presented on
Figures V-6b and V-6c.
In accordance with item «3)», further we transform gates 41 ...425, which are presented on 
Figure V-6b, into the system of «long flip-flops» (41)...(4N), (4 0), (4 00), and we transform gates 51 ...525, which
are presented on Figure V-6b, into the system of «long flip-flops» (51)...(5N), (5 0), (5 00). As a result we obtain
network Δ which is presented on Figure V-6d.
Properties of the network Δ constructed by Method V
The network Δ is being tested for all stuck-at-faults, covered by model Cmpl, in accordance with Table V-2 (here
both Theorems 2 and 3 should be used) and in accordance with Tables V-3 and V-4 (here Theorem 1 should be
used).
One can easily see that in this case the principle of «back-doors testing» is implemented. Here «back-doors test»
of network Δ uses 22 beats, 18 lateral inputs and 10 lateral outputs.
Under conditions t6 < t7, t10 < t15, t18 < t11 and t14 < t19, during test run first neutral vector 11...1 (during interval
t1 t18[ ], ) and next neutral vector 00...0 (during interval t11 t22[ ], ) are being applied towards Δ-inputs 62 ...6N (we
remind they are the only non-lateral inputs).
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Table V-2. The test of «long flip-flop» (0)
The inputs and 
the outputs of 
network Δ
Moments t1 ...t6 of Δ-halts, where t1 t2 t3< <
and t4 t5 t6< < . The time intervals which are
constrained by the said moments
t1 t1 t2[ ], t2 t2 t3[ ], t3 t4 t4 t5[ ], t5 t5 t6[ ], t6
61 ...6K 1
11 0 1
12 1 0
9 1  0  1 1
10 1 1  0  1
13  1  0  1
14 1  0  1  
A1, 1 1 const
A2, 1 const 1
A1, 2, A2, 2, C1, C2 const const
Table V-1. Controlling the operating condition 
of network Δ obtained by Method V
The inputs and
the outputs of 
network Δ
The moment* t0, which is a moment of Δ-halt
preceding the start of the operating condition 
of network Δ
The time interval during
which network Δ is in
the operating condition
61 0**
62 ...6K indifferent values acting values
9...12 0 1
C1, C2 indifferent values 0
A1, 1, A2, 1 indifferent values 1
* The moment is used for installing loops which must supply zeros, necessary for
Δ-fragments F1 ...FD, into zero internally-stable states.
** This zero must remains from moment t0 till the end of the operating condition.
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Table V-4. The test of «long flip-flops» (41)...(4N), (4 '), (4 '')
The inputs 
and the 
outputs of 
network Δ
Moments t15 ...t22 of Δ-halts, where t15 t16 t17 t18< < <  and t19 t20 t21 t22< < < .
The time intervals which are constrained by the said moments
t15 t15 t16[ ], t16 t16 t17[ ], t17 t17 t18[ ], t18 t19 t19 t20[ ], t20 t20 t21[ ], t21 t21 t22[ ], t22
61 ...6K, 9, 11 1 0
12, A1, 2, C1 1 const
C2 0 1
A2, 1 1  0 0
A2, 2 0 1  0
A5, 1 1  0  0
B5, 1 1  0  
A5, 2 0  1  0  
B5, 2  1  0
A6, 1  1  0  0
B6, 1  1  0  
A6, 2 0  1  0
B6, 2 1 0
Table V-3. The test of «long flip-flops» (51)...(5N), (5 '), (5 '')
The inputs and
the outputs of 
network Δ
Moments t7 ...t14 of Δ-halts, where t7 t8 t9 t10< < <  and t11 t12 t13 t14< < < .
The time intervals which are constrained by the said moments
t7 t7 t8[ ], t8 t8 t9[ ], t9 t9 t10[ ], t10 t11 t11 t12[ ], t12 t12 t13[ ], t13 t13 t14[ ], t14
61 ...6K, 10, 12 1 0
11, A2, 2, C2 1 const
C1 0 1
A1, 1 1  0 0
A1, 2 0 1  0
A3, 1 1  0  0
B3, 1 1  0  
A3, 2 0  1  0
B3, 2  1  0
A4, 1  1  0  0
B4, 1  1  0  
A4, 2  0  1  0
B4, 2 1 0
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Figure V-1. Unlike 
Method IV, the 
automaton  isn´t
divided into two 
automata in 
Method V.
x yA
q
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Figure V-2a. The Δ-fragment Fε i( ) to be used in the quality of elementary unit ei which is
nothing else than element AND-OR, where i = 1, D
⎯ ⎯⎯⎯⎯⎯
. Logical values shown on the drawing
characterize the operating condition of network Δ. Gates 1m(i)+γ (i), 2m(i)+γ (i), 3m(i)+γ (i),
1m(i)+γ (i)+1 form the loop staying in the zero internally-stable state during the whole operating
condition of network Δ to supply the said fragment with the constant of 0.
Figure V-2b. The special 
graphical symbol (SGS) 
for Δ-fragment Fε i( ) 
which is presented 
on Figure V-2a.
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Figure V-3a. The Δ-fragment Fε i( ) to be used in the quality of elementary unit ei which is
nothing else than a flip-flop, where i  ν + 1, 2ν
⎯ ⎯ ⎯⎯⎯⎯⎯⎯⎯⎯ ⎯⎯⎯
. Logical values shown on the drawing
characterize the operating condition of network Δ. The loop formed by gates 1m(i)+1, 2m(i)+1,
3m(i)+1, 1m(i)+2 is used to store an internally-stable state of flip-flop ei. Gates 1m(i)+4, 2m(i)+4,
3m(i)+4, 1m(i)+5 form the loop staying in the zero internally-stable state during the whole
operating condition of network Δ to supply the said fragment with the constant of 0.
Figure V-3b. The special graphical 
symbol (SGS) for Δ-fragment Fε i( ) which
is presented on Figure V-3a.
Qi
Ci
Ci
Di
Qi
m(i)+
D Q
QC
m(i)
T e3 i( )
1
&
1 2
1
& 2
1
&
2
1
&
1
&
1
&
&
&&
&
1
&
&
1
QiCi
Ci
Di
11to the input
to the input 61
12to the input
Qi
2m(i)
1m(i)
1 1
2
3m(i)
1
2
2
1
1
2m(i)+1
1m(i)+1
5m(i)+1
1 1
2
4m(i)+1
3m(i)+1
1
22
3
2m(i)+2
1m(i)+25m(i)+2
5m(i)+3
5m(i)+4
1
1
1
1
2
2
2
3m(i)+2
1
2
2
1
2
1
2m(i)+3
1m(i)+3
13m(i)+3
1
2
2
1
2
2
1
2m(i)+4
1m(i)+4
1m(i)+5
1
4m(i)+4
3m(i)+4
1
2
2
2
1
1
«1»«1»
«0»
«0»
0
Chapter V. Finite-state automata being easily tested for intactness
7
Figure V-4a. The Δ-fragment Fε i( ) to be used in the quality of elementary unit ei which is
nothing else than a flip-flop, where i  2ν + 1, D
⎯ ⎯ ⎯⎯⎯⎯⎯⎯⎯⎯ ⎯⎯⎯
. Logical values shown on the drawing
characterize the operating condition of network Δ. The loop formed by gates 1m(i)+3, 2m(i)+3,
3m(i)+3, 1m(i)+4 is used to store an internally-stable state of flip-flop ei. Gates 1m(i), 2m(i), 3m(i),
1m(i)+1 form the loop staying in the zero internally-stable state during the whole operating
condition of network Δ to supply the said fragment with the constant of 0.
Figure V-4b. The special graphical 
symbol (SGS) for Δ-fragment Fε i( ) which
is presented on Figure V-4a.
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Figure V-5. The network Δ constructed by Method V. This network has only the following two
distinctions from the network presented on Figure III-1: gates 41 ...4N are replaced by the system of «long
flip-flops» (41)...(4N), (4 0), (4 00), and gates 51 ...5N are replaced by the system of «long flip-flops»
(51)...(5N), (5 0), (5 00).
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Figure V-6a. An example of the Δ-prototype for Method V. The example is obtained from the example
presented on Figure IV-8a by means of deleting of elements e8 and e9 and of output y3 as a need to form
the check bit γ  disappeared.
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Figure V-6c. The network Δ, which
coincides with the network presented on
Figure V-6b, but is sketched out with using
special graphical symbols (SGS) for
Δ-fragments Fε 1( ) ...Fε 9( ) (see Figures V-2b,
V-3b, and V-4b). Logical values shown on
the drawing characterize the operating 
condition of network Δ.
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Figure V-6b. The network Δ which was obtained from 
the Δ-prototype presented on Figure V-6a, by Method V.
Logical values shown on the drawing characterize 
the operating condition of the network.
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Figure V-6d. The network Δ which is obtained from Δ-prototype presented on Figure V-6a,
by Method V. This network has the following distinctions from the network presented on Figure V-6b:
gates 41 ...429 are replaced by the system of «long flip-flops» (41)...(429), (4 0), (4 00), and gates 
51 ...529 are replaced by the system of «long flip-flops» (51)...(529), (5 0), (5 00).
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Conclusion
For the sake of simplification, by network 1 we´ll mean network Δ constructed by Method IV, whereas by
network 2 — network Δ constructed by Method V.
Comparing networks 1 and 2
1. When comparing complexity of networks 1 and 2, we see 2 factors which counteract:
— during transition from network 1 into network 2 multiinput gates AND of groups 4 and 5 are 
being replaced by more complex functional analogues, furthermore, in view of impossibility of using
inputs 1 of gates AND of group 1
for feeding constant «0» in operating condition, elementary units which represent AND-OR and
flip-flops become more complex; 
— network 2 ceases to need redundant coding of output vectors which is required in network 1 for
protecting against faults undetected by the test.
2. For testing network 1, unlike network 2, there is a need to apply just one neutral vector, namely 11...1, to
informational inputs. It is a considerable advantage of network 1 over network 2, because vector 11...1 can
be applied by means of switching off the power supply of followers inserted in front of informational 
inputs of network 1 (see [4, 6, 8]). However, faults «stuck-at-0» of the followers must be detectable while
this power supply is switched off. An ability to meet this condition depends on a type of logic used during 
constructing network 1 (by types of logic, we mean a transistor-transistor logic, an emitter-coupled logic, 
an n-channel metal-oxide-semiconductor logic, a complementary metal-oxide-semiconductor logic, and so 
on). For example, using an integrated injection logic (I2L) meets the condition mentioned. Advantages are 
following:
— a network being tested is not to be extracted from the equipment which uses it;
— size of the test ceases to depend on complexity of a network being tested, because instead of
applying vector 11...1 to informational inputs a logical signal which switches off the power supply of
input followers is used.
Redundancy
Networks 1 and 2 differ from traditional analogues by noticeably greater complexity estimated by the amount of 
gates: a prototype which is presented on Figure V-6a is constructed out of 25 gates, whereas networks 1 and 2
which conform with this prototype have 124 and 272 gates, respectively. One can think that networks 1 and 2 
have an unacceptable (giant, incredible) redundancy.
But during an epoch of very-large-scale integration circuits (VLSI), there is a need to estimate redundancy in 
another manner. Indeed, a time delay, a die size and a power consumption of a typical VLSI chip are being 
defined mainly by long inner links of the chip.
Short links and gates, even if their amount fundamentally increases, have slight influence in the general case.
Of course all depends on the structure of the chip: if the amount of long internal links is small or they are not long 
enough, then it be not so.
But usually an influence of long internal links is determinative. In this connexion we can expect that the deciding 
factor causing redundancy of our decisions with respect to traditional ones represents using of two-rail coding for
logical signals. This coding is needed because only gates AND and OR may be used whereas invertors may not. 
The rest distinctions of our decisions from traditional ones are local (i.e. they cause restricted complication of the 
average elementary unit) or add structures passing serially through all elementary units (this gives tiny 
complication for the average elementary unit).
One can see that using a two-rail coding for logical signals on the average increases a die size in 4 times, a time 
delay in 2 times and a power consumption in 2 times.
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In any case we need increasing of chip complexity in a few times (say in 10 times) whatever complexity 
(including memory size) of automaton being implemented. This complication due to Moor law will be adoptable 
as early as in a few years.
This circumstance along with the fact that already now industry doesn´t know what to do with great amount of
elements that can be placed into a chip (the increasing the amount of cores, of a cache size, of a clock frequency
or of a scale of processing according to principle «a single-instruction, multiple-data» gives decreasing effect)
cause us to ask ourself: isn´t it time that we have to go in for providing logical devices by new useful properties
— by an ability of being fully and simply tested for unfitness or intactness, for example?
But the discussed redundancy is of interest only if we desire the wide use of networks 1 and 2. If we mean using
networks 1 and 2 only in the mission-critical equipment, then their redundancy is not important, only achieved 
level of protecting the equipment against refusals is of real importance.
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A1. Some important properties of direct-current 
logic networks constructed out of gates AND and 
OR
The arbitrary element r of arbitrary logic network q will be referred to as q-element r. For example, an arbitrary
q-input x means the input x of logic network q, an arbitrary q-gate y — the logic gate y of logic network q, an
arbitrary q-pole z — the pole z of logic network q, and so on.
Let S denotes the arbitrary correct logical network. We mean that such network consists of arbitrary S-gates, 
S-inputs, S-outputs and S-links, where
each S-link represents an unidirectional logic connection (in wide sense — a channel for transmitting a
logic signal) leading from the source of a logic signal towards the consumer of a logic signal;
each S-link leads or from some S-input towards some input of some S-gate, or from the output of some 
S-gate towards some input of some S-gate, or from the output of some S-gate towards some S-output;
there are no two S-links leading towards the same S-pole;
a number of S-links may lead from the same S-pole;
each S-pole represents either any S-input, or any S-output, or any input of any S-gate, or the output of any
S-gate;
there are no connections between S-poles except those implemented by S-links.
Furthermore we´ll regard an arbitrary correct logical network S as correct direct-current AND-OR-network S, if
each S-gate is either a direct-current gate AND or a direct-current gate OR, besides
no S-link leads towards any input of any S-gate AND from the output of any S-gate AND,
no S-link leads towards any input of any S-gate OR from the output of any S-gate OR,
no S-link leads towards any input of any S-gate AND from any S-input connected to any input of any 
S-gate OR,
no S-link leads towards any input of any S-gate OR from any S-input connected to any input of any 
S-gate AND,
no S-link leads towards any input of any S-gate AND from any S-output connected to the output of any 
S-gate AND,
no S-link leads towards any input of any S-gate OR from any S-output connected to the output of any 
S-gate OR.
We´ll regard an arbitrary S-pole a 0 as S-ancestor of arbitrary S-pole a 00, if either there is S-link leading from
pole a 00 to pole a 0, or there is some such S-gate x that pole a 0 is an input of gate x while pole a 00 is the output of
gate x.
By an arbitrary S-path L, we´ll mean such sequence
L = a1 a2 ... an   (1)
of S-poles, that S-pole aj is S-ancestor of S-pole a j+1 for i = 1, n − 1⎯ ⎯ ⎯⎯⎯⎯⎯⎯ ⎯⎯ . Let´s agree that any subsequence
λ = aj0 a j0 +1 ... aj00    in (1) (where j 0  1, n − 1⎯ ⎯ ⎯⎯⎯⎯⎯⎯ ⎯⎯ , j 00  j 0, n⎯ ⎯⎯⎯⎯⎯ ) may be replaced by λ| |. (Obviously, this
implies that there is S-path λ and that S-path λ is a subpath of S-path L.) Therefore there can be some S-path 
L = A1 A2 ... Am   , (2)
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where Ai for i = 1, m⎯ ⎯⎯⎯⎯⎯  is either a denotation of a pole or a denotation of a subpath. The right part of equation (1) 
or (2) will be referred to as trace of S-path L. Let´s agree to put this trace in quotes when using within text (not 
within formulas). 
An arbitrary S-gate, whose both some input and the output are poles of some S-path L, will be regarded as 
L-gate.
All S-poles, belonging to some S-path L, will be regarded as L-poles.
We´ll mean that arbitrary S-path L goes within network S. 
We´ll mean that arbitrary S-path L leads from the first L-pole towards the last L-pole. 
We´ll mean that arbitrary S-path L goes through each L-pole, each L-gate, and each own subpath.
In case both the first pole and the last pole of some S-path L coincide, this path will be regarded as S-loop L. (In
fact, each pole of S-loop L can be regarded both as first and as last.) We´ll allow an arbitrary S-loop L to go
through any L-pole more than ones.
We´ll regard arbitrary S-path L as Cmpl-intact, if all L-poles are Cmpl-intact.
As moment of S-halt, we´ll regard such time moment, at which network S has no transients, both in case
network S is intact and in case network S has an arbitrary Cmpl-fault.
Obviously, if during some time interval t − τS
max t
£ ¤
,  (where τS
max is duration of assured settling time of network
S) all S-inputs have constant values, then t is moment of S-halt.
Existence of time τS
max is easy to prove, as S is direct-current logic network constructed from gates AND and
OR.
We´ll mean that an arbitrary value x  0 1{ },  goes by some S-path L at some moment t of S-halt, if all 
L-poles have value x at moment t.
We´ll mean that some S-pole x is being passed through by some t 0 t 00

	
, -step «x  y» (where t 0 and t 00 are
moments of S-halt, t 0 < t 00, x, y  0 1{ },  and x ≠ y), if pole a has the value x at moment t 0 and the value y at
some moment of interval t 0 t 00( 	, .
We´ll say that some path L, which goes within some correct direct-current AND-OR-network S, is being passed
through by some t 0 t 00

	
, -step «x  y» (where t 0 and t 00 are moments of S-halt, t 0 < t 00, x, y  0 1{ },  and x ≠ y),
if all L-poles have the value x at moment t 0, whereas for each pair of L-poles a 0 and a 00 (where pole a 0 is 
S-ancestor of pole a 00) there is  ta 00  ta 0  | ta 0 < ta 00( ), where ta for a  a 0 a 00{ },  is the earliest of those moments
of interval t 0 t 00

	
, , at which pole a has the value y.
By a test of network S, we´ll mean a system of rules which define both applying test stimuli towards S-inputs
and interpreting those responses of network S which appear on S-outputs in answer to the test stimuli. As static,
we´ll regard such test of network S, which is defined only at those time moments which represent moments of 
S-halt, and only during those time intervals which are bounded by moments of S-halt.
* * *
LEMMA 1. Let some loop L go within some correct direct-current AND-OR-network S. Let t 0 and t 00 (where 
t 0 < t 00) be moments of S-halt. Let following conditions be met:
i) each L-pole is Cmpl-intact,
ii) the output of each L-gate AND has value «1» at moment t 0,
iii) for each such input of each L-gate AND, which is not L-pole, there are only 2 alternatives:
iii1) this input keeps constant value during whole interval t 0 t 00


	
, , 
iii2) each such S-path, which both leads towards this input and can be passed through by 
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t 0 t 00

	
, -step «1  0», goes through L-gate.
Then there is true
Statement Λ1 L t 0 t 00


	
,( ), : outputs of all L-gates keep value «1» during whole interval t 0 t 00
	
, . 
A proof.
1. If at moment t 0 an arbitrary S-gate q is in state «1» (state of any gate is defined as value of the output of this 
gate), then a reason for this S-gate to switch into state «0» at some moment tq+  t 0 t 00( 	,  appears, obviously,
during interval t 0 tq–
¡ ¤
, , where tq– < tq+ . 
2. All L-gates OR at moment t 0 have the state «1», because
— the output of each L-gate OR is connected to an input of at least one L-gate AND,
— in accordance with item «ii», L-gates AND have state «1» at moment t 0, 
— in accordance with item «i», all those inputs of L-gates AND, which belong to path L, are 
Cmpl-intact, 
— t 0 is a moment of S-halt.
Owing to items 1 and 2, for proving lemma 1 we must only show, that no reason for any L-gate to switch into
state «0» appears during whole interval t 0 t 00( ), . 
Let us assume the opposite. Then some such L-gate x exists, for which a reason to switch into state «0» appears
during interval t 0 tx–( 	,  t 0 t 00( ), , whereas for no L-gate a reason to switch into state «0» appears during interval
t 0 tx–( ), . There are 2 alternatives:
— gate x is gate OR. Let pole y be such input of gate x which is L-pole. Loop L goes within a correct
AND-OR-network, therefore pole y is connected to the output of some such L-gate z which is a gate
AND. In accordance with item «i», pole y is Cmpl-intact. So gate x undoubtedly keeps state «1» during
whole interval t 0 tz+


	
, , where tz+  is the first such moment of interval t 0 t 00


	
,  at which gate z is in state
«0». We see that t 0 tz– tz+ tx–< < < , therefore tz–  t 0 tx–( ), , but this contradicts definition of gate x;
— gate x is a gate AND. Let Yx denote the set of those L-gates whose outputs are connected to those
inputs of gate x, which are L-poles. We see that no gate y  Yx is in state «0» during interval t 0 tx–( ), ,
otherwise t 0 ty– ty+ tx–< < < , entailing ty–  t 0 tx–( ),  in contradiction to definition of gate x. Taking into
account this fact, as well as item «iii1», we see that only passing of t 0 t 00


	
, -step «1  0» through such
path, which goes through some L-gate z, can serve as reason for gate x to switch into state «0» at some
moment tx+  t 0 t 00( 	, . It means t 0 tz– tz+ tx–< < < , but this entails tz–  t 0 tx–( ),  in contradiction to definition
of gate x.
The lemma is proved. 
* * *
LEMMA 2. Let some loop L go within some correct direct-current AND-OR-network S. Let t 0 and t 00 (where 
t 0 < t 00) be moments of S-halt. Let following conditions be met:
i) each L-pole is Cmpl-intact; 
ii) the output of each L-gate OR has value «0» at moment t 0; 
iii) for each such input of each L-gate OR, which is not L-pole, there are only 2 alternatives:
iii1) this input keeps constant value during whole interval t 0 t 00


	
, ; 
iii2) each such S-path, which both leads towards this input and can be passed through by 
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t 0 t 00

	
, -step «0  1», goes through L-gate. 
Then there is true 
Statement Λ2 L t 0 t 00


	
,( ), : outputs of all L-gates keep value «0» during whole interval t 0 t 00
	
, . 
One can easily see that Lemma 2 is obtained from Lemma 1 by means of a complementary transforming:
gates AND and OR are referred to instead of gates OR and AND, respectively;
values «0» and «1» are referred to instead of values «1» and «0», respectively, including cases when they
appear in denotations of t 0 t 00

	
, -steps and stuck-at faults.
This complementary transforming can be also used to obtain a proof of Lemma 2 from the proof of Lemma 1.
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A2. Some definitions relating towards «widened
long flip-flop»
I.
Let´s denote by
  x 

O  y (1)
for case x   N  	 	 							 		  and y  x N  	 	 							 		  the path which leads from input 1 of gate x towards output of gate y
and goes through no other gates except  


N  and  


N.
One can easily see that such path is single and in case x  y this path goes only through such poles as the
input 1 and the output of gate x, whereas in case x  y this path goes only through such poles as the input 1
and the output of each of gates x 


y and x 


y–, and as outputs x 


y–.
F o r  e x a m p l e ,     

O   denotes path «The input 1 of gate   The output of gate
  The input 1 of gate   The output of gate   The output   The input 1 of gate  
The output of gate   The input 1 of gate   The output of gate   The output   The input
1 of gate   The output of gate ».
Moreover,    

O   denotes path «The input 1 of gate   The output of gate ».
II.
Let´s denote by
  y 

O  x (2)
for case x   N  	 	 							 		  and y  x N  	 	 							 		  the path which leads from input 2 of gate y towards output of gate x
and goes through no other gates except  


N  and  


N.
One can easily see that such path is single and in case x  y this path goes only through such poles as input
2 and the output of gate x, whereas in case x  y this path goes only through such poles as input 2 and the
output of each of gates x 


y, as the input 1 and the output of each of gates x 


y–, and as outputs 
x 


y–.
F o r  e x a m p l e ,     

O   denotes path «The input 2 of gate   The output of gate
  The input 1 of gate   The output of gate   The output   The input 2 of gate  
The output of gate   The input 1 of gate   The output of gate   The output   The input
2 of gate   The output of gate ».
Moreover,    

O   denotes path «The input 2 of gate   The output of gate ».
III.
Let´s denote by
O  x 

  y (3)
for case x   N–	 	 						 	  and y  x   N	 	 							 		  the path which leads from the output of gate x towards the output 2 of
gate y and goes through no other gates except  


N.
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One can easily see that such path if exists represents path «The output of gate x  Some input of gate y
 The output of gate y  The input 2 of gate y».
IV.
Let´s denote by
O  y 

  x (4)
for case x   N–	 	 						 	  and y  x   N	 	 							 		  the path which leads from the output of gate y towards the output 2 of
gate x and goes through no other gates except  


N.
One can easily see that such path if exists represents path «The output of gate y  Some input of gate x
 The output of gate x  The input 2 of gate x».
As is easy to see, in each of expressions (1)—(4) there is «stenographic» information about the first pole of
denoted path (see before long arrow), about the last pole of denoted path (see behind long arrow) and about
group or groups of those gates (see above long arrow) which can be passed through by denoted path.
I n  e x p r e s s i o n s  ( 1 ) — ( 4 )    x denotes pole «The input 1 of gate x»; O  y —
pole «The output of gate y»;   y — pole «The input 2 of gate y»; O  x — pole «The output of
gate x»; O  x — pole «The output of gate x»;   y — pole «The input 2 of gate y»; O  y — pole
«The output of gate y»;   x — pole «The input 2 of gate x».
V.
Let´s denote by name
x
for case x   N	 					  the loop (in other words — closed path), which goes only through such poles as input 1 
and the output of each of gates x, x and x, as the input 2 and the output of gate x, and as outputs x
and x.
F o r  e x a m p l e ,   denotes loop «The input 2 of gate   The output of gate   The
input 1 of gate   The output of gate   The output   The input 1 of gate   The output of
gate   The input 1 of gate   The output of gate   The output   The input 2 of gate ».
VI.
Let´s denote by
T
a static test of network  presented in Table III-1.
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We´ll divide the proof into steps I—XIV.
I.
Let´s prove
S t a t e m e n t  B0 x( ): if path 1 : 11 
1, 2
O : 1x is Cmpl-intact, then t4 t5[ ], -step «1  0» goes by
path 2 : 1x 
1, 3
O : 11
for each x  1, N + 1
⎯ ⎯ ⎯⎯⎯⎯⎯⎯⎯ ⎯⎯
.
We´ll use an induction for γ = 1, x–1
⎯ ⎯⎯⎯⎯⎯⎯ ⎯
. The inductive assumption: t4 t5[ ], -step «1  0» goes by path 
2 : 1γ 
1, 3
O : 11. The base of the induction: the inductive assumption is true for case γ = 1 owing to items
3°, 5° and 8°. The consequence from the inductive assumption: only following 3 alternatives are possible:
a) the value «0» remains on input 1 of gate 3γ  during whole interval t4 t5[ ],  whereas t4 t5[ ], -step 
«1  0» goes by path «The input 2 of gate 3γ   The output of gate 3γ   The output 8γ   
|2 : 1γ 1, 3 O : 11|»;
b) the value «1» remains on input 2 of gate 1γ +1 during whole interval t4 t5[ ],  whereas t4 t5[ ], -step 
«1  0» goes by path «The input 1 of gate 1γ +1  The output of gate 1γ +1  The input 1 of gate
3γ   The output of gate 3γ   The output 8γ   |2 : 1γ 1, 3 O : 11|»;
c) t4 t5[ ], -step «1  0» goes by path 2 : 1γ +1 
1, 3
O : 11.
In case «a» we have 2 remarks:
1) during whole interval t4 t6[ ],  a constant value remains on input 1 of gate 5γ  (owing to item 4°)
and also on each such input of gate 5γ  which is connected to one of inputs 61 ...6K (owing to item
3°);
2) for case γ = 1 the alternative «a» is impossible, whereas for case γ > 1 there is such path 
O : 3j 
5
2 : 3γ  (where j  1, γ –1⎯ ⎯⎯⎯⎯⎯⎯⎯⎯ ) which is passed through by t4 t5[ ], -step «1  0» (This results
from remark 1.).
In this connexion let´s denote by L«a» for case γ > 1 the loop which goes through each pole of each of
loops Ψ1 ...Ψγ –1 (see A2) and goes through no other poles. We see that in accordance with Lemma 1
conditions of true of statement Λ1 L«a» t4 t5[ ],( ),  are met:
condition «i» — because poles of path 1 : 11 
1, 2
O : 1x are Cmpl-intact (according to the condition
of true of statement B0 x( )) and poles of path 2 : 1γ 
1, 3
O : 11 are Cmpl-intact (according to the
inductive assumption),
condition «ii» — because outputs of gates 11 ...1γ  have value «1» at moment t4 (This results from
the inductive assumption.),
condition «iii» — because
— during whole interval t4 t5[ ],  the input 1 of gate 11 keeps a constant value (owing to item
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5°) and those inputs of gates 11 ...1γ , which are connected to any of inputs 61 ...6K, keep
constant values (owing to item 3°),
— any such path from input 10 towards input 2 of gate 1γ , which can be passed through by
t4 t5[ ], -step «1  0», passes through some L«a»-gate q  31 32 ... 3γ –1
© ª
, , ,  (This results
from remarks 1 and 2.).
In accordance with statement Λ1 L«a» t4 t5[ ],( ), , the output of gate 1γ  keeps a constant value during whole
interval t4 t5[ ], , but this contradicts the inductive assumption. I.e. the alternative «a» is impossible also in
case γ > 1.
In case of the alternative «b», let´s denote by L«b» the loop, which goes through each pole of each of loops
Ψ1 ...Ψγ  (see A2) and goes through no other poles. We see that in accordance with Lemma 1 conditions of
true of statement Λ1 L«b» t4 t5[ ],( ),  are met:
condition «i» — because poles of path 1 : 11 
1, 2
O : 1x are Cmpl-intact (according to the condition
of true of statement B0 x( )) and poles of path «The input 1 of gate 1γ +1  The output of gate 1γ +1
 The input 1 of gate 3γ   The output of gate 3γ   The output 8γ   |2 : 1γ 1, 3 O : 11|» are 
Cmpl-intact (according to the definition of alternative «b»),
condition «ii» — because outputs of gates 11 ...1γ +1 have value «1» at moment t4 (This results from
the definition of alternative «b».),
condition «iii» — because during whole interval t4 t5[ ],  the input 1 of gate 11 keeps a constant value
(owing to item 5°), the input 2 of gate 1γ +1 keeps a constant value (according to definition of
alternative «b»), and those inputs of gates 11 ...1γ +1, which are connected to any of inputs 61 ...6K,
keep constant values (owing to item 3°).
In accordance with statement Λ1 L«b» t4 t5[ ],( ), , the output of gate 1γ  keeps a constant value during whole
interval t4 t5[ ], , but this contradicts the inductive assumption. Therefore alternative «b» is impossible.
Only alternative «c» remains possible, i.e. the induction is confirmed.
II.
Let´s prove
S t a t e m e n t  B1: there is no such α  1, N⎯ ⎯⎯⎯⎯⎯  that t2 t3[ ], -step «0  1» goes through the output
of gate 3α.
Let´s assume the opposite. Let´s denote by Q the set, whose each element is some such α  1, N
⎯ ⎯⎯⎯⎯⎯
 that
t2 t3[ ], -step «0  1» goes through output of gate 3α. Let
αˆ = min
αQ
α( ).
We have 3 remarks:
1) during whole interval t2 t3[ ],  each input of gate 5αˆ keeps a constant value (the input 1 — owing
to item 4°, each input connected to any of inputs 61 ...6K — owing to item 3°, and each input
connected to the output of any gate 3x for x  1, αˆ–1⎯ ⎯ ⎯⎯⎯⎯⎯⎯ ⎯  — according to the definition of αˆ);
2) t2 t3[ ], -step «0  1» goes by path «|1 : 11 1, 2 O : 1αˆ +1|  The input 1 of gate 3αˆ  The output
of gate 3αˆ » (This results from remark 1 and from the impossibility of going of t2 t3[ ], -step 
«0  1» through outputs of gates 31 ...3αˆ–1 in accordance with the definition of αˆ.);
3) t4 t5[ ], -step «1  0» goes by path 2 : 1αˆ +1 
1, 3
O : 11 (This results from statement B0 αˆ + 1( ),
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which is true because path 1 : 11 
1, 2
O : 1αˆ +1 is Cmpl-intact in accordance with remark 2.).
In this connexion, we see that according to Lemma 2 conditions of true of statement Λ2 Ψαˆ t2 t3[ ],( ),  are
met:
condition «i» — because input 2 of gate 1αˆ is Cmpl-intact (according to remark 3) and other poles of
loop Ψαˆ (see A2) are Cmpl-intact (according to the remark 2),
condition «ii» — because outputs of gates 2αˆ and 3αˆ have value «0» at moment t2 (This results from
remark 2.),
condition «iii» — because
— during whole interval t2 t3[ ],  the input 2 of gate 3αˆ keeps a constant value (This results
from remark 1.),
— any possible path, being passed through by t2 t3[ ], -step «0  1» from the input 9 towards 
input 2 of gate 2αˆ, passes through Ψαˆ-gate 1αˆ (This results from the impossibility of going
this step through outputs of gates 31 ...3αˆ in accordance with the definition of αˆ.).
In accordance with statement Λ2 Ψαˆ t2 t3[ ],( ), , the output of gate 3αˆ keeps a constant value during whole
interval t2 t3[ ], , but this contradicts the definition of αˆ. Therefore αˆ doesn´t exist, i.e. Q = Ø.
III.
Let´s prove
S t a t e m e n t  B2: t2 t3[ ], -step «0  1» goes by path 1 : 11 
1, 2
O : 1N +1.
Let´s use an induction for x = N + 1 N ... 2, , , . The inductive assumption: t2 t3[ ], -step «0  1» goes by
path 1 : 1x 
1, 2
O : 1N +1. The base of the induction: the inductive assumption is true for case x = N + 1
owing to items 3°, 6° and 7°. The consequence from the inductive assumption: there are only 3 
alternatives:
a) during whole interval t2 t3[ ],  the input 1 of gate 2x–1 keeps value «0», whereas t2 t3[ ], -step 
«0  1» goes by path «The input 2 of gate 2x–1  The output of gate 2x–1  The output 7x–1  
|1 : 1x 1, 2 O : 1N +1|»;
b) during whole interval t2 t3[ ],  the input 1 of gate 1x–1 keeps value «1», whereas t2 t3[ ], -step 
«0  1» goes by path «The output of gate 3x–1  The output 8x–1  The input 2 of gate 1x–1 
The output of gate 1x–1  The input 1 of gate 2x–1  The output of gate 2x–1  Output 7x–1  
|1 : 1x 1, 2 O : 1N +1|»;
c) t2 t3[ ], -step «0  1» goes by path 1 : 1x–1 
1, 2
O : 1N +1.
In case of alternative «a» we have 2 remarks:
1) during whole interval t2 t3[ ],  the input 1 of gate 4x–1 keeps a constant value (owing to item 4°) 
and each such input of gate 4x–1, which is connected to one of inputs 61 ...6K, keeps a constant value
(owing to item 3°);
2) for case x = N + 1 the alternative «a» is impossible, whereas for case x ≤ N  there is some path 
O : 2ε 
4
2 : 2x–1 (where ε  x, N⎯ ⎯⎯⎯⎯⎯ ) being passed through by t2 t3[ ], -step «0  1» (This results from
remark 1.).
In this connexion let´s denote by L for case x ≤ N  the loop «The input 2 of gate 2x–1  The output of gate
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2x–1  The output 7x–1  |1 : 1x 1, 2 O : 1ε|  The input 1 of gate 2ε  |O : 2ε 4 2 : 2x–1|».
We see that in accordance with Lemma 2 conditions of true of statement Λ2 L t2 t3[ ],( ),  are met:
condition «i» — because poles of path «The input 2 of gate 2x–1  The output of gate 2x–1  The
output 7x–1  |1 : 1x+1 1, 2 O : 1N +1|» are Cmpl-intact (according to the definition of alternative «a»)
and poles of path |O : 2ε 4 2 : 2x–1| are Cmpl-intact (according to remark 2),
condition «ii» — because outputs of gates 2x–1 ...2ε have value «0» at moment t2 (This results from
the definition of alternative «a».),
condition «iii» — because
— the input 1 of gate 2x–1 keeps a constant value during whole interval t2 t3[ ],  (This results
from the definition of alternative «a».),
— any such path from the input 9 towards input 2 of any of gates 2x ...2ε, which is being
passed through by t2 t3[ ], -step «0  1», goes through L-gate 2x–1 (This results from the
impossibility of going of this step through outputs of gates 31 ...3N in accordance with
statement B1.).
In accordance with statement Λ2 L t2 t3[ ],( ), , the output of gate 1x keeps a constant value during whole
interval t2 t3[ ], , but this contradicts the inductive assumption. Therefore alternative «a» is impossible also
in case x ≤ N .
The alternative «b» is impossible in accordance with statement B1.
Only the alternative «c» remains possible, i.e. the induction is confirmed.
IV.
Statement B2 directly entails
— s t a t e m e n t  B3: path 1 : 11 
1, 2
O : 1N +1 is Cmpl-intact;
— s t a t e m e n t  B4: the input 9 is Cmpl-intact.
Statement B3, in particular, entails
— s t a t e m e n t  B5: inputs 1 and outputs of gates 11 ...1N +1 and 21 ...2N, as well as outputs
71 ...7N, are Cmpl-intact;
— s t a t e m e n t  B6: inputs 2 of gates 21 ...2N don´t have faults «  1»;
— s t a t e m e n t  B7: each input y  3, 	⎯ ⎯⎯⎯⎯⎯⎯  of each gate x  11 12 ... 1N +1{ }, , ,  doesn´t have
fault «  0»;
— s t a t e m e n t  B8: each such input x  61 62 ... 6K{ }, , , , which is connected to 
Cmpl-intact input of any of gate 11 ...1N +1, doesn´t have fault «  0»;
— s t a t e m e n t  B9: for each x = 1, N⎯ ⎯⎯⎯⎯⎯  the output of gate 4x doesn´t have fault «  1» in
case the input 2 of gate 2x is Cmpl-intact.
Item 7° directly entails
S t a t e m e n t  B10: the output 14 is Cmpl-intact.
In accordance with statement B3 the path 1 : 11 
1, 2
O : 1N +1 is Cmpl-intact, therefore statement B0 N + 1( )
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directly entails
S t a t e m e n t  B11: t4 t5[ ], -step «1  0» goes by path 2 : 1N +1 
1, 3
O : 11.
Statement B11 directly entails
— s t a t e m e n t  B12: path 2 : 1N +1 
1, 3
O : 11 is Cmpl-intact;
— s t a t e m e n t  B13: the input 10 is Cmpl-intact.
Statement B12, in particular, entails
— s t a t e m e n t  B14: inputs 2 of gates 11 ...1N +1, inputs 1 and outputs of gates 31 ...3N, as
well as outputs 81 ...8N, are Cmpl-intact;
— s t a t e m e n t  B15: inputs 2 of gates 31 ...3N don´t have faults «  1»;
— s t a t e m e n t  B16: for each y = 1, N⎯ ⎯⎯⎯⎯⎯  the output of gate 5y doesn´t have fault «  1» in
case the input 2 of gate 3y is Cmpl-intact.
Item 8° directly entails
S t a t e m e n t  B17: the output 13 is Cmpl-intact.
Statements B3 and B12 directly entail
S t a t e m e n t  B18: loops Ψ1 ...ΨN are Cmpl-intact.
V.
Let´s prove
S t a t e m e n t  B19: there is no such η  1, N⎯ ⎯⎯⎯⎯⎯  that t5 t6[ ], -step «0  1» goes through the output
of gate 2η.
Let´s assume the opposite. Let´s denote by Q the set whose each element is some such η  1, N
⎯ ⎯⎯⎯⎯⎯
 that
t4 t5[ ], -step «0  1» goes through the output of gate 2η. Let
ηˆ = max
ηQ
η( ).
We have 2 remarks:
1) during whole interval t5 t6[ ],  each input of gate 4ηˆ keeps a constant value (the input 1 — owing
to item 4°, each such input which is connected to any of inputs 61 ...6K — owing to item 3°, and
each such input which is connected to the output of some gate 2x (where x  ηˆ + 1, N⎯ ⎯ ⎯⎯⎯⎯⎯⎯⎯ ⎯⎯ ) — in
accordance with the definition of ηˆ);
2) t5 t6[ ], -step «0  1» goes by path «|2 : 1N +1 1, 3 O : 1ηˆ|  The input 1 of gate 2ηˆ  The output
of gate 2ηˆ» (This results from remark 1 and from the impossibility of going of t5 t6[ ], -step «0  1»
through outputs of gates 2ηˆ +1 ...2N in accordance with definition of ηˆ.).
We see that in accordance with Lemma 2 conditions of true of statement Λ2 Ψηˆ t5 t6[ ],
¡ ¢
,  are met:
condition «i» — because loop Ψηˆ (see A2) is Cmpl-intact (This results from statement B18.),
condition «ii» — because outputs of gates 2ηˆ and 3ηˆ have value «0» at moment t5 (This results from
remark 2.),
condition «iii» — because
A3. Proof of Theorem 2
6
— during whole interval t5 t6[ ],  the input 2 of gate 2ηˆ keeps a constant value (This results
from remark 1.),
— any such path from the input 10 towards the input 2 of gate 3ηˆ, which is being passed
through by t5 t6[ ], -step «0  1», goes through Ψηˆ-gate 1ηˆ +1 (This results from the
impossibility of going of this step through outputs of gates 2ηˆ +1 ...2N in accordance with
definition ηˆ.).
According to statement Λ2 Ψηˆ t5 t6[ ],
¡ ¢
, , the output of gate 2ηˆ keeps a constant value during whole
interval t5 t6[ ], , but this contradicts the definition of ηˆ. Therefore ηˆ doesn´t exist, i.e. Q = Ø.
VI.
Let´s prove
S t a t e m e n t  B20: t1 t6[ ], -step «0  1» goes by path 2 : 1N +1 
1, 3
O : 11.
Let´s use an induction for γ = 1, N
⎯ ⎯⎯⎯⎯⎯
. The inductive assumption: t5 t6[ ], -step «0  1» goes by path 
2 : 1γ 
1, 3
O : 11. The base of the induction: the inductive assumption is true for case γ = 1 owing to items
3°, 5° and 8°. The consequence from the inductive assumption: only 3 alternatives are possible:
a) during whole interval t5 t6[ ],  the input 1 of gate 3γ  keeps value «0», whereas t5 t6[ ], -step 
«0  1» goes by path «The input 2 of gate 3γ   The output of gate 3γ   The output 8γ   
|2 : 1γ 1, 3 O : 11|»;
b) during whole interval t5 t6[ ],  the input 2 of gate 1γ +1 keeps value «1», whereas t5 t6[ ], -step 
«0  1» goes by path «The output of gate 2γ   The output 7γ   The input 1 of gate 1γ +1  The
output of gate 1γ +1  The input 1 of gate 3γ   The output of gate 3γ   The output 8γ   
|2 : 1γ 1, 3 O : 11|»;
c) t5 t6[ ], -step «0  1» goes by path |2 : 1γ +1 1, 3 O : 11|.
In case of alternative «a» we have 2 remarks:
1) during whole interval t5 t6[ ],  the input 1 of gate 5γ  keeps a constant value (owing to item 4°) and
each such input of gate 5γ , which is connected to any of inputs 61 ...6K, keeps a constant value
(owing to item 3°);
2) for case γ = 1 the alternative «a» is impossible, whereas for case γ > 1 there is some path 
O : 3x 
5
2 : 3γ  (where x  1, γ –1⎯ ⎯⎯⎯⎯⎯⎯⎯⎯ ) which is being passed through by t5 t6[ ], -step «0  1» (This
results from remark 1.).
In this connexion let´s denote by L for case γ > 1 the loop «The input 2 of gate 3γ   The output of gate
3γ   The output 8γ   |2 : 1γ 1, 3 O : 1x |  |O : 3x 5 2 : 3γ |».
We see, that in accordance with Lemma 2 conditions of true of statement Λ2 L t5 t6[ ],( ),  are met:
condition «i» — because poles of path «The output of gate 3γ   The output 8γ   
|2 : 1γ 1, 3 O : 11|» are Cmpl-intact (according to statement B17) and poles of path O : 3x 5 2 : 3γ  are
Cmpl-intact (according to remark 2),
condition «ii» — because outputs of gates 3γ ...3x have value «0» at moment t5 (This results from
the inductive assumption.),
condition «iii» — because
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— the input 1 of gate 3γ  keeps a constant value during whole interval t5 t6[ ],  (This results
from the definition of alternative «a».),
— any such path from input 10 towards input 2 of any of gates 3γ –1 ...3x, which is being
passed through by t5 t6[ ], -step «0  1», goes through L-gate 3γ  (This results from the
impossibility of going of this step through outputs of gates 21 ...2N in accordance with
statement B19.).
In accordance with statement Λ2 L t5 t6[ ],( ), , the output of gate 1γ  keeps a constant value during whole
interval t5 t6[ ], , but this contradicts the inductive assumption. Therefore alternative «a» is impossible also
in case γ > 1.
The alternative «b» is impossible according to statement B19.
Only alternative «c» remains possible, i.e. the induction is confirmed.
VII.
Let´s prove
S t a t e m e n t  B21: t1 t2[ ], -step «1  0» goes by path 1 : 11 
1, 2
O : 1N +1.
Let´s use an induction for γ = N + 1 N ... 2, , , . The inductive assumption: t1 t2[ ], -step «1  0» goes by
path 1 : 1γ 
1, 2
O : 1N +1. The base of the induction: the inductive assumption is true for case γ = N + 1
owing to items 3°, 6° and 7°. The consequence from the inductive assumption: there are only 3 
alternatives:
a) during whole interval t1 t2[ ],  the input 1 of gate 2γ –1 keeps value «0», whereas t1 t2[ ], -step 
«1  0» goes by path «The input 2 of gate 2γ –1  The output of gate 2γ –1  The output 7γ –1  
|1 : 1γ 1, 2 O : 1N +1|»;
b) during whole interval t1 t2[ ],  the input 1 of gate 1γ –1 keeps value «1», whereas t1 t2[ ], -step 
«1  0» goes by path «The input 2 of gate 1γ –1  The output of gate 1γ –1  The input 1 of gate
2γ –1  The output of gate 2γ –1  The output 7γ –1  |1 : 1γ 1, 2 O : 1N +1|»;
c) t1 t2[ ], -step «1  0» goes by path 1 : 1γ –1 
1, 2
O : 1N +1.
In case of alternative «a» we have 2 remarks:
1) during whole interval t1 t2[ ],  the input 1 of gate 4γ –1 keeps a constant value (owing to item 4°)
and each such input of gate 4γ –1, which is connected to one of inputs 61 ...6K, keeps a constant value
(owing to item 3°);
2) the alternative «a» is impossible for γ = N , whereas for γ < N  there is some such path 
O : 2j 
4
2 : 2γ –1 (where j  γ , N⎯ ⎯⎯⎯⎯⎯ ) which is being passed through by t1 t2[ ], -step «1  0» (This
results from remark 1.).
In this connexion, let´s denote by L«a» for case γ < N  the loop which goes through each pole of each of
loops Ψγ ...ΨN (see A2) and goes through no other poles. We see that according to Lemma 1 conditions of
true of statement Λ1 L«a» t1 t2[ ],( ),  are met:
condition «i» — in accordance with statement B18,
condition «ii» — because outputs of gates 1γ ...1N +1 have value «1» at moment t1 (This results from
the inductive assumption.),
condition «iii» — because
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— during whole interval t1 t2[ ],  the input 2 of gate 1N +1 keeps a constant value (owing to
item 6°) and those inputs of gates 1γ ...1N +1, which are connected with any of inputs 61 ...6K,
keep constant values (owing to item 3°),
— any such path from the input 9 towards input 1 of gate 1γ , which is being passed by 
t1 t2[ ], -step «1  0», goes through some L«a»-gate q  2γ 2γ +1 ... 2N
© ª
, , ,  (This results from
remarks 1 and 2.).
In accordance with statement Λ1 L«a» t1 t2[ ],( ), , the output of gate 1N +1 keeps a constant value during
whole interval t1 t2[ ], , but this contradicts the inductive assumption. Therefore the alternative «a» is
impossible also in case γ < N .
In case of the alternative «b» let´s denote by L«b» the loop which goes through each pole of each of loops
Ψγ –1 ...ΨN (see A2) and goes through no other poles. We see that in accordance with Lemma 1 conditions
of true of statement Λ1 L«b» t1 t2[ ],( ),  are met:
condition «i» — in accordance with statement B18,
condition «ii» — because outputs of gates 1γ –1 ...1N +1 have value «1» at moment t1 (This results
from the definition of alternative «b».),
condition «iii» — because during whole interval t1 t2[ ],  the input 2 of gate 1N +1 keeps a constant
value (owing to item 6°), the input 1 of gate 1γ –1 keeps a constant value (according to the definition
of alternative «b»), and each such input of any gate q  1γ –1 1γ ... 1N +1
© ª
, , , , which is connected to
any of inputs 61 ...6K, keeps a constant value (owing to item 3°).
In accordance with statement Λ1 L«b» t1 t2[ ],( ), , the output of gate 1N +1 keeps a constant value during
whole interval t1 t2[ ], , but this contradicts the inductive assumption. Therefore the alternative «b» is
impossible.
Only the alternative «c» remains possible, i.e. the induction is confirmed.
VIII.
Let´s prove
S t a t e m e n t  B22: there is no such χ  1, N⎯ ⎯⎯⎯⎯⎯  that the input 2 of gate 3χ keeps value «0» during
whole interval t2 t3[ ], .
Let´s assume the opposite.Statement B18 entails that path «The output of gate 1χ +1  The input 1 of gate
3χ  The output of gate 3χ» is Cmpl-intact, whereas statement B2 entails that t2 t3[ ], -step «0  1» goes
through output of gate 1χ +1. Therefore our assumption entails that t2 t3[ ], -step «0  1» goes through
output of gate 3χ, but this contradicts statement B1.
IX.
Let´s prove
S t a t e m e n t  B23: there is no such ν  1, N⎯ ⎯⎯⎯⎯⎯  that the input 2 of gate 2ν  keeps value «0» during
whole interval t5 t6[ ], .
Let´s assume the opposite. Statement B18 entails that path «The output of gate 1ν   The input 1 of gate 2ν
 The output of gate 2ν» is Cmpl-intact, whereas statement B20 entails that t5 t6[ ], -step «0  1» goes
through output of gate 1ν . Therefore our assumption entails that t5 t6[ ], -step «0  1» goes through output
of gate 2ν , but this contradicts statement B19.
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X.
Statement B23 directly entails
S t a t e m e n t  B24: inputs 2 of gates 21 ...2N don´t have faults «  0».
Statements B6 and B24 directly entail
S t a t e m e n t  B25: inputs 2 of gates 21 ...2N are Cmpl-intact.
Statements B9 and B25 directly entail
S t a t e m e n t  B26: the outputs of gates 41 ...4N don´t have faults «  1».
Statements B23 and B25 directly entail
S t a t e m e n t  B27: the outputs of gates 41 ...4N don´t have faults «  0».
Statements B26 and B27 directly entail
S t a t e m e n t  B28: the outputs of gates 41 ...4N are Cmpl-intact.
Statements B23, B25 and B28 directly entail
— s t a t e m e n t  B29: the inputs of gates 41 ...4N don´t have faults «  0»,
— s t a t e m e n t  B30: each such input x  61 62 ... 6K 11{ }, , , , , which is connected to any
Cmpl-intact input of any of gates 41 ...4N, doesn´t have fault «  0».
Statement B22 directly entails
S t a t e m e n t  B31: inputs 2 of gates 31 ...3N don´t have faults «  0».
Statements B15 and B31 directly entail
S t a t e m e n t  B32: inputs 2 of gates 31 ...3N are Cmpl-intact.
Statements B16 and B32 directly entail
S t a t e m e n t  B33: the outputs of gates 51 ...5N don´t have faults «  1».
Statements B22 and B31 directly entail
S t a t e m e n t  B34: the outputs of gates 51 ...5N don´t have faults «  0».
Statements B33 and B34 directly entail
S t a t e m e n t  B35: outputs of gates 51 ...5N are Cmpl-intact.
Statements B22, B31 and B35 directly entail
— s t a t e m e n t  B36: the inputs of gates 51 ...5N don´t have faults «  0»,
— s t a t e m e n t  B37: each such input x  61 62 ... 6K 12{ }, , , , , which is connected to any
Cmpl-intact input of any of gates 51 ...5N, doesn´t have fault «  0».
Statements B4, B5, B7, B8, B10, B13, B14, B17, B25, B28 ...B30, B32, B35 ...B37 directly entail
S t a t e m e n t  B38 : the set of those elementary stuck-at-faults, which are present in network , 
may include only such elements as:
— the fault «  1» of some input x  61 62 ... 6K 11 12{ }, , , , , ,
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— the fault «  1» of some input of some gate x  41 42 ... 4N 51 52 ... 5N{ }, , , , , , , ,
— the fault «  1» of some input y  3, 	
⎯ ⎯⎯⎯⎯⎯
 of some gate x  11 12 ... 1N +1{ }, , , ,
— the fault «  0» of some input x  61 62 ... 6K{ }, , , , if there is no such 
y  11 12 ... N + 1 41 42 ... 4N 51 52 ... 5N{ }, , , , , , , , , , ,  that the input x is connected with 
Cmpl-intact input of gate y,
— the fault «  0» of the input 11, if each input 1 of each of gates 41 ...4N has fault «  1»,
— the fault «  0» of the input 12, if each input 1 of each of gates 51 ...5N has fault «  1».
Statements B23, B25 and B28 directly entail
S t a t e m e n t  B39: each such Cmpl-intact input x  61 62 ... 6K{ }, , , , which is connected to any
Cmpl-intact input of any of gates 41 ...4N, has value «1» at some moment of interval t5 t6[ ], .
Statement B39 and item 3° directly entail
S t a t e m e n t  B40: the value of each such input x  61 62 ... 6K{ }, , , , which is connected to
any Cmpl-intact input of any of gates 41 ...4N, conforms to Table III-1.
Statements B22, B32 and B35 directly entail
S t a t e m e n t  B41: each such Cmpl-intact input x  61 62 ... 6K{ }, , , , which is connected to any
Cmpl-intact input of any of gates 51 ...5N, has value «1» at some moment of interval t2 t3[ ], .
Statement B41 and item 3° directly entail
S t a t e m e n t  B42: the value of each such input x  61 62 ... 6K{ }, , , , which is connected to
any Cmpl-intact input of any of gates 51 ...5N, conforms to Table III-1.
XI.
Let´s prove
S t a t e m e n t  B43: there is no such ν  1, N⎯ ⎯⎯⎯⎯⎯  that the input 1 of gate 4ν  keeps value «1» during
whole interval t1 t2[ ], .
Let´s assume the opposite. We have 4 remarks:
1) gate 4ν  doesn´t have faults «  0» (This results from statements B28 and B29.);
2) each such input of gate 4ν , which is connected to any input x  61 62 ... 6K{ }, , , , keeps value «1»
during whole interval t1 t6[ ],  
( I n d e e d , if this input of gate 4ν  has a fault, then in accordance with statement B29 this fault is
«  1»; if this input of gate 4ν  is Cmpl-intact, then there are 2 alternatives: or input x has a fault
(then the input x has fault «  1» in accordance with statement B30), or the input x is Cmpl-intact
(then the input x keeps value «1» during whole interval t1 t6[ ],  in accordance with statement B40).);
3) the outputs of gates 11 ...1N +1 have values «1» at moment t1 (This results from statement B21.);
4) the outputs of gates 21 ...2N have values «1» at moment t1 (This results from remark 3 and from
the fact that gates 21 ...2N are Cmpl-intact in accordance with statement B38.).
We have only 2 alternatives:
a) each such input of gate 4ν , which is connected to the output of any of gates 2ν +1 ...2N, has fault 
«  1»,
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b) gate 4ν  has such Cmpl-intact inputs which are connected to the outputs of gates belonging to some
subset Qν  of gates 2ν +1 ...2N, whereas all those inputs of gate 4ν , which are connected to the outputs
of gates belonging to the set Qν⎯ ⎯⎯ = 2ν +1 2ν +2 ... 2N{ }, , , \Qν , have fault «  1».
In case of alternative «a» the remarks 1 and 2 entail, that the output of gate 2ν  keeps a constant value
during whole interval t1 t2[ ], , but this contradicts statement B21. Therefore alternative «a» is impossible.
In case of alternative «b» let´s denote by L the loop which goes through each pole of each of loops 
Ψν +1 ...ΨN (see A2), through the output of gate 2ν , through each pole of each path O : 2x 
4
2 : 2ν  (where
2x  Qν), and through no other poles. We see that in accordance with Lemma 1 conditions of true of
statement Λ1 L t1 t2[ ],( ),  are met:
condition «i» — in accordance with statement B38,
condition «ii» — because at moment t1 the outputs of gates 1ν +1 ...1N +1 have values «1» (according
to remark 3) and the output of gate 4ν  has value «1» (in accordance with the definition of ν , with
remarks 1, 2, 4, and with the definition of alternative «b»),
condition «iii» — because during whole interval t1 t2[ ],  the input 2 of gate 1N +1 keeps a constant
value (owing to item 6°), the input 1 of gate 4ν  keeps a constant value (according to definition of 
ν ), those inputs of gate 4ν  which are connected to any of inputs 61 ...6K keep constant values
(according to remark 2), and those inputs of gate 4ν  which are connected to the outputs of gates
belonging to the set Qν⎯ ⎯⎯  keep constant values (according to the definition of alternative «b»).
In accordance with statement Λ1 L t1 t2[ ],( ),  the output of gate 1N +1 keeps a constant value during whole
interval t1 t2[ ], , but this contradicts statement B21. I.e. the alternative «b» is also impossible.
XII.
Let´s prove
S t a t e m e n t  B44: there is no such χ  1, N⎯ ⎯⎯⎯⎯⎯  that the input 1 of gate 5χ keeps value «1» during
whole interval t4 t5[ ], .
Let´s assume the opposite. We have 4 remarks:
1) gate 5χ doesn´t have fault «  0» (This results from statements B35 and B36.);
2) each such input of gate 5χ, which is connected to any input x  61 62 ... 6K{ }, , , , keeps value «1»
during whole interval t1 t6[ ],  
( I n d e e d , if this input of gate 5χ has a fault, then in accordance with statement B36 this fault is
«  1»; if this input of gate 5χ is Cmpl-intact, then there are 2 alternatives: or the input x has a fault
(then the input x has fault «  1» in accordance with statement B37), or the input x is Cmpl-intact
(then during whole interval t1 t6[ ],  the input x keeps value «1» in accordance with statement B42).);
3) the outputs of gates 11 ...1N +1 have value «1» at moment t4 (This results from statement B11.);
4) the outputs of gates 31 ...3N have value «1» at moment t4 (This results from remark 3 and from
the fact that gates 31 ...3N are Cmpl-intact in accordance with statement B38.).
We have only 2 alternatives:
a) each such input of gate 5χ, which is connected to the output of any of gates 31 ...3χ–1, has fault 
«  1»,
b) gate 5χ has those Cmpl-intact inputs, which are connected to the outputs of gates belonging to 
some subset Qχ of gates 31 ...3χ–1, whereas all those inputs of gate 5χ, which are connected to the
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outputs of gates belonging to the set Qχ⎯ ⎯⎯ = 31 32 ... 3χ–1
© ª
, , , \Qχ, have fault «  1».
In case of alternative «a» the remarks 1 and 2 entail, that the output of gate 3χ keeps a constant value
during whole interval t4 t5[ ], , but this contradicts statement B11. Therefore the alternative «a» is
impossible.
In case of alternative «b» let´s denote by L the loop which goes through each pole of each of loops 
Ψ1 ...Ψχ–1 (see A2), through the output of gate 3χ, through each pole of each path O : 3ν 
5
2 : 3χ (where
3ν  Qχ), and through no other poles.
We see that in accordance with Lemma 1 conditions of true of statement Λ1 L t4 t5[ ],( ),  are met:
condition «i» — in accordance with statement B38,
condition «ii» — because at moment t4 the outputs of gates 11 ...1χ have value «1» (according to
remark 3) and the output of gate 5χ has value «1» (in accordance with the definition of χ, with
remarks 1, 2, 4, and with the definition of alternative «b»),
condition «iii» — because during whole interval t4 t5[ ],  the input 1 of gate 11 keeps a constant value
(owing to item 5°), the input 1 of gate 5χ keeps a constant value (according to the definition of χ),
those inputs of gate 5χ, which are connected to any of inputs 61 ...6K, keep constant values
(according to remark 2), and those inputs of gate 5χ, which are connected to the outputs of gates
belonging to the set Qχ⎯ ⎯⎯ , keep constant values (according to the definition of alternative «b»).
In accordance with statement Λ1 L t4 t5[ ],( ),  the output of gate 11 keeps a constant value during whole
interval t4 t5[ ], , but this contradicts statement B11. Therefore alternative «b» is also impossible.
XIII.
Statement B43 directly entails
S t a t e m e n t  B45: inputs 1 of gates 41 ...4N don´t have faults «  1».
Statements B29 and B45 directly entail
S t a t e m e n t  B46: inputs 1 of gates 41 ...4N are Cmpl-intact.
Statements B43 and B46 directly entail
S t a t e m e n t  B47: the input 11 doesn´t have fault «  1».
Statements B30 and B46 directly entail
S t a t e m e n t  B48: the input 11 doesn´t have fault «  0».
Statements B47 and B48 directly entail
S t a t e m e n t  B49: the input 11 is Cmpl-intact.
Statements B43, B46 and B49 directly entail
S t a t e m e n t  B50: the input 11 has value «1» at some moment of interval t1 t2[ ], .
Statement B50 and item 4° directly entail
S t a t e m e n t  B51: the value of the input 11 conforms to Table III-1 during whole interval
t1 t3[ ], .
Statements B23, B25, B28, B46 and B49 directly entail
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S t a t e m e n t  B52: the input 11 has value «1» at some moment of interval t5 t6[ ], .
Statement B52 and item 4° directly entail
S t a t e m e n t  B53: the value of the input 11 conforms to Table III-1 during whole interval
t4 t6[ ], .
Statements B51 and B53 directly entail
S t a t e m e n t  B54: the value of the input 11 conforms to Table III-1.
Statement B44 directly entails
S t a t e m e n t  B55: inputs 1 of gates 51 ...5N don´t have faults «  1».
Statements B36 and B55 directly entail
S t a t e m e n t  B56: inputs 1 of gates 51 ...5N are Cmpl-intact.
Statements B44 and B56 directly entail
S t a t e m e n t  B57: the input 12 doesn´t have fault «  1».
Statements B37 and B56 directly entail
S t a t e m e n t  B58: the input 12 doesn´t have fault «  0».
Statements B57 and B58 directly entail
S t a t e m e n t  B59: the input 12 is Cmpl-intact.
Statement B44, B56 and B59 directly entail
S t a t e m e n t  B60: the input 12 has value «0» at some moment of interval t4 t5[ ], .
Statement B60 and item 4° directly entail
S t a t e m e n t  B61: the value of the input 12 conforms to Table III-1 during whole interval
t4 t6[ ], .
Statement B22, B32, B35, B56 and B56 directly entail
S t a t e m e n t  B62: the input 12 keeps value «1» during whole interval t2 t3[ ], .
Statement B62 and item 4° directly entail
S t a t e m e n t  B63: the value of the input 12 conforms to Table III-1 during whole interval
t1 t3[ ], .
Statements B61 and B63 directly entail
S t a t e m e n t  B64: the value of the input 12 conforms to Table III-1.
Statement B21 and item 5° directly entail
S t a t e m e n t  B65: the value of the input 9 conforms to Table III-1 during whole interval
t1 t2[ ], .
Statement B2 and item 5° directly entail
S t a t e m e n t  B66: the value of the input 9 conforms to Table III-1 during whole interval
t2 t3[ ], .
Statements B4 and B20 and item 5° directly entail
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S t a t e m e n t  B67: the value of the input 9 conforms to Table III-1 during whole interval
t4 t6[ ], .
Statements B65 ...B67 directly entail
S t a t e m e n t  B68: the value of the input 9 conforms to Table III-1.
Statement B11 and item 6° directly entail
S t a t e m e n t  B69: the value of the input 10 conforms to Table III-1 during whole interval
t4 t5[ ], .
Statement B20 and item 6° directly entail
S t a t e m e n t  B70: the value of the input 10 conforms to Table III-1 during whole interval
t5 t6[ ], .
Statements B2 and B13 as well as item 6° directly entail
S t a t e m e n t  B71: the value of the input 10 conforms to Table III-1 during whole interval
t1 t3[ ], .
Statements B69 ...B71 directly entail
S t a t e m e n t  B72: the value of the input 10 conforms to Table III-1.
Statement B2 and item 3° directly entail
S t a t e m e n t  B73: the value of each such Cmpl-intact input x  61 62 ... 6K{ }, , , , which is
connected to any Cmpl-intact input of any of gates 11 ...1N +1, conforms to Table III-1.
XIV.
Statements B38, B46, B49, B56, and B59 directly entail item 1°°.
Statements B54, B64, B68, and B72 directly entail item 2°°.
Statements B40, B42, and B73 directly entail item 3°°.
Theorem 2 is proved.
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I.
Let´s show, that during interval t1 t3[ ],
a) the value «0» goes by path 1 : 11 
1, 2
O : 1N +1 at moment t2,
b) the value «1» goes by path 1 : 11 
1, 2
O : 1N +1 at moments t1 and t3.
Item «a» is obvious if taking into account 2 facts:
— in accordance with item 1°°, path 1 : 11 
1, 2
O : 1N +1 is Cmpl-intact,
— in accordance with items 1°° and 2°°, the value «0», going from input 11 through gates 41 ...4N,
remains on inputs 2 of gates 21 ...2N during whole interval t1 t3[ ], .
Item «b» can be proved by induction for j = 1, N
⎯ ⎯⎯⎯⎯⎯
. We have:
α0) in accordance with items 1°° and 2°°, the value «1» comes onto input 1 of gate 11 from input 9
at moments t1 and t3;
α1) the value «1» comes onto input 2 of gate 11 through gate 31 from the output of gate 51 during
whole interval t1 t3[ ],  
(Let´s p r o v e  item «α1». In accordance with item 1°°, gate 31, as well as input 1 and the
output of gate 51, are Cmpl-intact. In accordance with items 1°° and 2°°, the value «1», coming
from input 12, remains on input 1 of gate 51 during whole interval t1 t3[ ], . In accordance with item
1°°, any input x  2, 	
⎯ ⎯⎯⎯⎯⎯
 of gate 51 either has fault «  1», or is Cmpl-intact. In latter case the value
«1» comes onto input x of gate 51 at moments t1 and t3, because this input is connected to some
such input y  61 62 ... 6K{ }, , , , which in accordance with items 1°° and 3°° either has fault 
«  1», or, being Cmpl-intact, keeps value «1» during whole interval t1 t3[ ], .);
α2) according to item 1°°, any input x  3, 	⎯ ⎯⎯⎯⎯⎯  of gate 11 either has fault «  1», or is Cmpl-intact.
In latter case the value «1» comes onto input x of gate 11 at moments t1 and t3, because this input is
connected to some such input y  61 62 ... 6K{ }, , , , which in accordance with items 1°° and 3°°
either has fault «  1», or, being Cmpl-intact, keeps value «1» during whole interval t1 t3[ ], ;
α3) in accordance with item 1°°, inputs 1 and 2 and the output of gate 11 are Cmpl-intact.
Items «α0»—«α3» entail the base of induction: the value «1» goes by path 1 : 11 
1, 2
O : 1j at moments t1
and t3 for case j = 1.
Inductive assumption: the value «1» goes by path 1 : 11 
1, 2
O : 1j at moments t1 and t3. We have:
β0 ) in order that inductive assumption were true, outputs of gates 31 ...3j must have value «1» at
moments t1 and t3, because in accordance with item 1°° the inputs 2 of gates 11 ...1j are Cmpl-intact,
β1) the value «1» comes onto input 1 of gate 1 j+1 through input 1 and the output of gate 2j at
moments t1 and t3 
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(Let´s p r o v e  item «β1»: in accordance with item 1°° gate 2j is Cmpl-intact, besides in
accordance with inductive assumption the value «1» comes onto input 1 of gate 2j at moments t1
and t3.);
β2) when j = N , in accordance with items 1°° and 2°° the value «1», coming from input 10, 
remains on input 2 of gate 1 j+1 during whole interval t1 t3[ ], ;
β3) when j  1, N–1⎯ ⎯ ⎯⎯⎯⎯⎯⎯ ⎯ , the value «1» comes onto input 2 of gate 1 j+1 from output of gate 5 j+1
through gate 3 j+1 at moments t1 and t3 
(Let´s p r o v e  item «β3». In accordance with item 1°°, gate 3 j+1, as well as input 1 and the
output of gate 5 j+1, are Cmpl-intact. In accordance with items 1°° and 2°°, the value «1» comes
onto input 1 of gate 5 j+1 from input 12 during whole interval t1 t3[ ], . In accordance with item 1°°,
any input x  2, 	
⎯ ⎯⎯⎯⎯⎯
 of gate 5 j+1 either has fault «  1», or is Cmpl-intact. In latter case the value
«1» comes onto input x of gate 5 j+1 at moments t1 and t3, because this input is connected to one of
following two poles:
— some input y  61 62 ... 6K{ }, , , , which in accordance with items 1°° and 3°° either has
fault «  1», or, being Cmpl-intact, keeps value «1» during whole interval t1 t3[ ], ,
— the output of one of gates 31 ...3j, which in accordance with item «β0» has value «1» at
moments t1 and t3.);
β4) in accordance with item 1°°, any input x  3, 	⎯ ⎯⎯⎯⎯⎯⎯  of gate 1 j+1 either has fault «  1», or is 
Cmpl-intact. In latter case the value «1» comes onto input x of gate 1 j+1 at moments t1 and t3,
because this input is connected to some input y  61 62 ... 6K{ }, , , , which in accordance with items
1°° and 3°° either has fault «  1», or, being Cmpl-intact, keeps value «1» during whole interval
t1 t3[ ], ;
β5) in accordance with item 1°°, inputs 1 and 2 and the output of gate 1 j+1 are Cmpl-intact.
Thus at moments t1 and t3 the value «1» goes
— in accordance with inductive assumption — by path 1 : 11 
1, 2
O : 1j,
— in accordance with item «β1» — through input 1 and the output of gate 2j,
— in accordance with items «β1»—«β5» — through input 1 and the output of gate 1 j+1.
I.e. at moments t1 and t3 the value «1» goes by path 1 : 11 
1, 2
O : 1 j+1. The induction is confirmed.
II.
Let´s show, that during interval t4 t6[ ],
a) the value «0» goes by path 2 : 1N +1 
1, 3
O : 11 at moment t5,
b) the value «1» goes by path 2 : 1N +1 
1, 3
O : 11 at moments t4 and t6 during whole interval t4 t6[ ], .
Item «» is obvious if taking into account 2 facts:
— in accordance with item 1°°, path 2 : 1N +1 
1, 3
O : 11 is Cmpl-intact,
— in accordance with items 1°° and 2°°, the value «0», coming from input 12 through gates 
51 ...5N, remains on inputs 2 of gates 31 ...3N.
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Item «b» can be proved by induction for j = N + 1 N ... 2, , , . We have:
γ0) in accordance with items 1°° and 2°°, the value «1» comes onto input 2 of gate 1N +1 through
input 10 at moments t4 and t6;
γ1) the value «1» comes onto input 1 of gate 1N +1 through gate 2N from the output of gate 4N
during whole interval t4 t6[ ],  
(Let´s p r o v e  item «γ1». In accordance with item 1°°, gate 2N, as well as input 1 and the
output of gate 4N, are Cmpl-intact. In accordance with items 1°° and 2°°, the value «1», coming
from input 11, remains on input 1 of gate 4N during whole interval t4 t6[ ], . In accordance with item
1°°, any input x  2, 	
⎯ ⎯⎯⎯⎯⎯
 of gate 4N either has fault «  1», or is Cmpl-intact. In latter case the value
«1» comes onto input x of gate 4N at moments t4 and t6, because this input is connected to some
input y  61 62 ... 6K{ }, , , , which in accordance with items 1°° and 3°° either has fault «  1», or,
being Cmpl-intact, keeps value «1» during whole interval t4 t6[ ], .);
γ2) according to item 1°°, any input x  3, 	⎯ ⎯⎯⎯⎯⎯  of gate 1N +1 either has fault «  1», or is Cmpl-intact.
In latter case the value «1» comes onto input x of gate 1N +1 at moments t4 and t6, because this input
is connected to some such input y  61 62 ... 6K{ }, , , , which in accordance with items 1°° and 3°°
either has fault «  1», or, being Cmpl-intact, keeps value «1» during whole interval t4 t6[ ], ;
γ3) in accordance with item 1°°, the input 1 and 2 and the output of gate 1N +1 are Cmpl-intact.
Items «γ0»—«γ3» entail the base of induction: the value «1» goes by path 2 : 1N +1 
1, 3
O : 1j at moments
t4 and t6 for case j = N + 1.
Inductive assumption: the value «1» goes by path 2 : 1N +1 
1, 3
O : 1j at moments t4 and t6. We have:
δ0 ) in order that inductive assumption were true, outputs of gates 2 j–1 ...2N must have value «1» at
moments t4 and t6, because in accordance with item 1°° the inputs 1 of gates 1j ...1N +1 are 
Cmpl-intact;
δ1) at moments t4 and t6 the value «1» comes onto input 2 of gate 1 j–1 through input 1 and the
output of gate 3 j–1
(Let´s p r o v e  item «δ1»: in accordance with item 1°° gate 3 j–1 is Cmpl-intact, besides in
accordance with inductive assumption the value «1» comes onto input 1 of gate 3 j–1 at moments t4
and t6.);
δ2) when j = 2, in accordance with items 1°° and 2°° the value «1», coming from input 9, remains 
on input 1 of gate 1 j–1 during whole interval t4 t6[ ], ;
δ3) when j > 2, at moments t4 and t6 the value «1» comes onto input 1 of gate 1 j–1 from output of
gate 4 j–2 through gate 2 j–2 
(Let´s p r o v e  item «δ3». In accordance with item 1°°, gate 2 j–2, as well as input 1 and the
output of gate 4 j–2, are Cmpl-intact. In accordance with items 1°° and 2°°, the value «1», coming
from input 11, remains on the input 1 of gate 4 j–2 during whole interval t4 t6[ ], . In accordance with
item 1°°, any input x  2, 	
⎯ ⎯⎯⎯⎯⎯
 of gate 4 j–2 either has fault «  1», or is Cmpl-intact. In latter case the
value «1» comes onto input x of gate 4 j–2 at moments t4 and t6, because this input is connected to
one of following two poles:
— some input y  61 62 ... 6K{ }, , , , which in accordance with items 1°° and 3°° either has
fault «  1», or, being Cmpl-intact, keeps value «1» during whole interval t4 t6[ ], ,
— the output of one of gates 2 j–1 ...2N, which in accordance with item «δ0» has value «1» at
moments t4 and t6.);
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δ4) in accordance with item 1°°, any input x  3, 	⎯ ⎯⎯⎯⎯⎯  of gate 1 j–1 eithwer has fault «  1», or is
Cmpl-intact. In latter case the value «1» comes onto input x of gate 1 j–1 at moments t4 and t6,
because this input is connected to some input y  61 62 ... 6K{ }, , , , which in accordance with items
1°° and 3°° either has fault «  1», or, being Cmpl-intact, keeps value «1» during whole interval
t4 t6[ ], ;
δ5) in accordance with item 1°°, inputs 1 and 2 and the output of gate 1 j–1 are Cmpl-intact.
Thus at moments t4 and t6 the value «1» goes
— in accordance with inductive assumption — by path 2 : 1N +1 
1, 3
O : 1j,
— in accordance with item «δ1» — through input 1 and the output of gate 3 j–1,
— in accordance with items «δ1»—«δ5» — through input 2 and the output of gate 1 j–1.
I.e. at moments t4 and t6 the value «1» goes by path 2 : 1N +1 
1, 3
O : 1 j–1. The induction is confirmed.
III.
Considering items I«a» and I«b» and taking into account the fact that in accordance with item 1°° the
output 14 is Cmpl-intact, we see that the value «0» at moment t2 and the value «1» at moments t1 and t3 go
through output 14.
Besides, considering items II«a» and II«b» and taking into account the fact that in accordance to item 1°°
the output 13 is Cmpl-intact, we see that the value «0» at moment t5 and the value «1» at moments t4 and
t6 go through output 13.
Theorem 3 is proved.
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